




Performance, Reliability and Yield considerations in state-of-the-art SiC Diode and MosFET technologies during ramp-up

Thomas NEYER, tech. fellow, SiC Technology

ON Semiconductor®



SiC History @ ON Semiconductor



ON's status chart for SiC

- Product_releases


Diodes:

4A – 50A for 650V available as discretes
6A – 50A for 1200V and in modules
25A – 100A for 1700V ... releasing shortly

MosFET:

80mW 1200V in TO247 released – safe launch
from Q2/2019:
20mΩ, 40mΩ, 160mΩ in TO247-3L
Q2 same products in D2PAK-7L, TO247-4L

SiC power modules will cont release 2019/20




TO-247-3L	TO-247-2L	TO-220-2L	TO-220FP-2L	D2PAK	DPAK	PQFN 88	TO-247-4	D2PAK-7L
								

SiC 6" Volume ramp-up


Large Fab capacity available: >10.000 WSPW

Global development - 24hrs: Asia/EU/US


From 2021: supply chain vertical integrated



SIC WEEKLY WAFER STARTS



Challenges - SiC MosFET in its infancy




SiC IDMs offer passive and active devices in comparable packages and modules


- ease of use
- drastic switching loss reduction
- as of today SiC technology enables **system cost, weight and size** reduction

Performance SiC MosFET vs IGBT



ON Semi 1200V IGBT 20A vs. SiC MOSFET
under identical drive conditions



Paralleling of 20mΩ ON Semi SiC MosFETs vs IGBTs



1200V Transient comparison FS2 IGBT with FWD Si vs SiC





Double pulse switching

- Active switch 200A FS2
- 100A Si FZ Diode vs 50A SiC
- Temp: 25C
- $I_C \sim 150\text{A}$
- $V_{CE} \sim 600\text{V}$
- $R_g \sim 120\text{hm}$ ($di/dt \sim 5\text{A/ns}$)
- $\Delta E_{SW} \sim 25\text{C} \sim 15\%$ improved
- $\Delta E_{SW} \sim 125\text{C} \sim 30\%$ improved


Performance SiC MosFET vs Si SuperJunction FETs

Example 900V SiCFET vs 600V SuperJunction FET for CCM PFC

		NVHL060N090SC1	IPW60R060C7
$R_{DS(ON)}$ @ Typ.	25°C	72	52
	100°C	82	84
Size	Measurement	2,980 x 2,980	3,500 x 5,700
	Normalized	1.00	2.25
	Die Photo		

	Q [nC]	Vgs [V]
NVHL060N090SC1		
Q_{gs}	26.9	
Q_{gd}	14.4	
Q_g	72.6	15.0
IPW60R040C7		
Q_{gs}	25.0	
Q_{gd}	35.4	
Q_g	111.1	10.0


@ 400V	NVHL060N090SC1	IPW60R040C7
EOSS [μ J]	12.1	12.0
@ 400V	NVHL060N090SC1	IPW60R040C7
QOSS [nC]	87.5	534.0



due to low Q_G , Q_{OSS} and Q_{RR} – SiC FET excellent in LLC as well


Challenges - SiC chip in discrete package

Large SiC chips in discrete packages




Material	Si	SiC
Elastic Modulus (Gpa)	130	410
Tensile strength (Mpa)	7000	3440
Hardness (mohs)	6.5	9
CTE (1E-6/C)	2.6	4.5

Temperature cycling (-55C – 150C)



FEA modeling discovers:




Dependent on chip design, certain locations experience >20 times stress and strain during cycling than Silicon chip

Overcame problem with patented design and optimized assembly BOM


Stress in overmolded power modules

Young modulus MC1 vs MC2




Stress index S.I. ($= E_{MC} * CTE_{MC}$)

eg by Nguyen (1993)




- DCB Cu
- Leadframe Cu
- SAC305
- Si3N4 ceramic
- SiC Chip

Z-Axis deformation ~290um



Z-Axis deformation ~160um





Package reliability (power cycling), cooling performance etc strongly dependent on material system. Fracture mechanics simulation possible

Challenge - Edge termination in moisture

Anodic corrosion in moist environments under stress H3TRB stress
85%/85C/80%BV



corrosion fails
within 1st 168hrs




Proper SiC edge design survives >5000hrs under worst case H3TRB acceleration without any visible changes or electrical drifts

Challenge - SiC dicing

SiC dicing typically done using

- diamond sawing (like Silicon but slower, more blade consumption)
- laser assisted methods
- plasma assisted methods



Trade off between dicing speed, scribe lane width, chip size and tape selection (glue thickness)


much development on equipment and consumable side to optimize COO of SiC dicing

strong correlation to product robustness

Gate oxide integrity for SiC MosFETs and TDDDB


In mass production SiC MosFETs need

- optimized cleaning and gate oxide
 - Very low electric field (<3 MV/cm)
 - tight Fab contamination control
 - highest substrate and Epi quality
-
- continuous monitoring of extrinsic failure rate required



Challenges – Gate oxide integrity

Typical failure cases for GOX (HTGB – burn-in):




...caused by typical Fab contaminations and process imperfections

Correlation between surface morphology and breakdown characteristics of thermally grown SiO₂ dielectrics in 4H-SiC MOS Devices


Yusuke Uenishi^a, Kohei Kozono^a, Shuhei Mitani^b, Yuki Nakano^b, Takashi Nakamura^b, Takuji Hosoi^a, Takayoshi Shimura^a, Heiji Watanabe^a

and material defects/roughness




D0 and Fab Yields for large die size

Size comparison: 200A Si IGBT and (equivalent) SiC MosFET



feature size IGBT: 0.3 μ m

SiC FET: >1.0 μ m







Substrate and Epi defects and differences in SiC Fab process lead to pronounced Yield detractors for “large” die sizes

Challenges - SiC Epitaxy and defectivity control

Tracing back burn-in failures to substrate defects

Made visible by post Epi scans







Epitaxy trend

Epitaxy quality keeps improving

- high resolution Metrology
- selection of incoming substrate
- improved parts cleaning


Auto defect classification before
Fab start to exclude killer defects




Screening for new SiC “high dvdt” failure modes

Discrete **silicon** devices are speed-limited due to their intrinsic BJT latch-up effect (fast IGBT turn-off)

SiC MosFET dvdt simulation





Si IGBT in latch-up condition



SiC FET unit cell in latch-up condition

H-bridge test – high dv/dt ($>100V/ns$)







ON-Semi requires its SiC MOSFETs to undergo repetitive continuous operation tests (168 h). Where both Body-Diode and MOSFET are stressed at different dv/dt , I_D and frequencies

- H-Bridge in Continuous Conduction mode
- $V_{DC} = 800\text{ V}$
- $f_{sw} = 25\text{ kHz}$
- $T_j = 100\text{ }^\circ\text{C}$, I_{LOAD} controlled
- Test duration = 168 hrs
- $R_{gon} = 1 - 22\text{ Ohm}$
- $R_{goff} = 1 - 5\text{ Ohm}$
- $V_{GS} = +20/-5\text{ V}$
- 3 Lots 12 devices per Lot

SiC - Surge current testing




- Pulse shape and length can be freely controlled
- Useable for Diodes and MosFETs (1st and 3rd quadrant)
- Single and repetitive surge testing



Avalanche capability for SiC

SiC devices are very strong in avalanche

- Avalanche energy scales well with die area





ON 900V SiC MosFET – 20mΩ

In hybrid setup SiC SBD can project Si IGBTs from voltage overshots.

For SiC FETs less overvoltage margin required

Diode avalanche robustness



ON SiC Vertical Integration

Internal and external
boule supply



several sources: EU, US

SiC Wafering




EU

SiC Epi, Metrology



US, Asia

SiC FE Process




Asia

Applications



dicing, assembly, test




Asia

WAT/Sort test



Asia

Thinning, backmetal



Asia

- Silicon carbide product ramp-up accelerated due high MosFET demand
- Multiple package and module setups are available/under rollout
- SiC devices can replace Si Diodes, SuperJunction MosFETS and IGBTs
- Challenges:
 - SiC stress in discrete and module packages can be solved
 - GOX integrity – failure modes can be screened well
 - Large SiC chips vs Yield – still inhibitive
 - Epitaxy, dicing improvements in conjunction with equipment supplier
- Robustness
 - SiC allows extreme transient dvdt and didt – failure modes can be screened well
 - SiC surge, short circuit and avalanche
- SiC needs vertical integration for cost, quality and supply

Thank You

any questions:

thomas.neyer@onsemi.com