

# Gate Driver Timing Specification Requirements for WBG Devices

Ryan Schnell Applications Engineer *i*Coupler® Isolated Gate Drivers Analog Devices, Inc.




#### Agenda

- ► Wide Bandgap Devices and Their Implications
- ► The Ideal "Gate Driver"
- ► Key Timing Metrics and Why They Matter




### Wide Bandgap Devices

- Wide bandgap devices are named due to much higher bandgaps than traditional silicon.
- Above 4 eV is (usually) considered an insulator








Material	Bandgap Energy (eV)	[1
Silicon	1.1	
Silicon Carbide	3.3	
Gallium Nitride	3.4	


## Wide Bandgap Devices - Benefits

- Higher voltage blocking for lower on resistance
  - Allows for a more efficient on state
    - Lower conduction losses
- ► Faster switching edges
  - Allows for smaller "IV triangle"
    - Lower hard switching losses even at same switching frequencies
- ► Allows for faster frequencies
  - Smaller passive components





## Play Spaces






### **GaN Reverse Diode Action**

- ► GaN exhibits a "diode like" action when reverse biased <sup>[4]</sup>
- ► "Diode drop" voltage is large (3-4 V)
- Voltage drop is present during hard switched deadtimes
  - Leads to significant power loss
- Significant even at higher bus voltages
   Due to efficiency targets
   Vds
   Vds
   reverse bias



## The "Ideal" Gate Driver


- ► No timing disparity
- ► Level shifts control signal to power switch levels
- ▶ "Robust"
- ► (Example ignores EMI)






## "Ideal" Gate Drivers in a Half-bridge

- ► No timing disparity
- ► Level shifts control signal to power switch levels
- Provides level translation









## **Effect of Timing Mismatch**

- ► Single Switch Topologies:
  - Open loop values could be off
  - Closed loop largely compensated out

- ► Half-bridge legs:
  - If both switches are off, efficiency could suffer
  - If both switches are on, shoot-through occurs
    - Could be catastrophic!








## **Key Timing Metrics**

- ► Forward Path Metrics
  - Propagation Delay
  - Jitter
  - Rise/Fall Time
  - Pulse Width Distortion
  - Propagation Delay Skew
- Protection Timing Metrics
  - Reaction to overcurrent



## **Propagation Delay**

- Delay from input to output of gate driver
- Must be much lower than controller bandwidth
- ► Theoretically can be compensated in controller
- Propagation delay, in itself, does not cause shootthrough
  - This assumes both channels have EXACTLY the same propagation delay



**Propagation Delay Max** 


**Propagation Delay Min** 

Input

Output 1




- ► Cycle to cycle reproducibility of propagation delay on a single part, at one operating point
- ► Jitter metrics are folded into the min/max propagation delay, PWD, and skew
- ► Can produce small ripple on converter outputs, but jitter is usually small and can be ignored






#### **Rise/Fall Time**

- ► Rise and Fall time are gate drive strength metrics
- ► SiC and GaN has lower gate charges for comparable Si devices
- ► Rise and Fall times can be tuned by gate resistors in most drivers








## **Pulse Width Distortion**

► Difference between rising and falling delays, usually on a single part

- Causes duty cycle change
- Can be dealt with in controller in most cases





## **Propagation Delay Skew**

- ► Very important, but often ignored
- Difference between edges of two different channels reacting to the <u>same input and operating conditions</u>.

100 90

80

70

60

50

4.5

9.5


14.5


Max

Min

PROPAGATION DELAY (ns)

- ► Defined as per part (multiple channel), or part-to-part
- Skew is always smaller than total bounds of min/max propagation delay
  Skew









## **Setting Deadtime Bounds**

AHEAD OF WHAT'S POSSIBLE™




## **Short Circuit Withstand Times**

- Typical short circuit withstand times for Si MOSFETs and IGBTs are typically specified at 10 µs.
- SiC MOSFET short circuit withstand times have been reported as low as 4 µs <sup>[5]</sup>
- GaN normally off short circuit withstand times have been reported as low as 1.8 µs<sup>[5]</sup>







**Traditional Desat Detection** 





- ► GaN and SiC promise great advantages to Si MOSFETs and IGBTs
- ► GaN reverse diode characteristic necessitates shorter deadtimes
- ► This drives "tighter" timing specs, not necessarily "faster" timing specs
  - Propagation delay skew is the unsung hero, and sometimes isn't even specified in datasheets
- ► GaN and SiC shorter short circuit withstand times demand faster protection speeds



#### References

[1] Advanced Manufacturing Office, "Wide bandgap semiconductors: pursuing the promise," DOE/EE-0910, April 2013, US Department of Energy

[2] Dia.pe.titech.ac.jp. (2018). SiC power device - Hatano\_&\_Kodera\_Lab. @ Titech. [online] Available at: http://dia.pe.titech.ac.jp/HTML5\_ENG/research/sicdevice.html

[3] Yole Développement. 'Status of the Power Electronics Industry 2015', France, February 2015

[4] GaN Systems Inc."GN001 Application Brief: How to drive GaN Enhancement mode HEMT", Canada 2016.

[5] N. Badawi, A. E. Awwad and S. Dieckerhoff, "Robustness in short-circuit mode: Benchmarking of 600V GaN HEMTs with power Si and SiC MOSFETs," 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Milwaukee, WI, 2016, pp. 1-7.





