

Three-Dimensional Packaging for Wide Bandgap Based Discrete and Multi-Chip Power Packages



www.apei.net

Brandon Passmore

Sr. Electronics Packaging Research Engineer and Packaging Group Leader bpassmo@apei.net

Brice McPherson, Zach Cole, Peter Killeen, Bret Whitaker, Dan Martin, Adam Barkley, Ty McNutt, Kraig Olejniczak, and Alex Lostetter


Applied Power Electronics Conference and Exposition (APEC), March 16 – 20, 2014

Outline

- Company Overview
- Motivation of 3D packaging techniques with wide bandgap power electronics
- Design and performance of X-5 multichip power module
- Design and performance of X-6 discrete package
- Summary




APEI, Inc. Core Technologies







Motivation for Wide Bandgap Power Electronics






www.apei.net

Wide Bandgap Devices Enable Fast Switching Operation


- Both GaN and SiC allow High Frequency operation
 - Reduce switching losses
 - Smaller passives
 - Less expensive cooling systems
- Must Reduce Package Parasitics to take advantage of WBG characteristics







Design and Performance of the X-5 Power Module










Design of X-5 Power Module with Integrated Gate Driver

Specifications

- Full-bridge configuration
- 50+ A / 1200 V
- 225 °C maximum operation (T_{imax})
- 2 MOSFETs / 1 Schottky diode per switch position
- 58 mm × 41 mm × 13 mm (1/3 the volume of a deck of cards)

Package Components


- Metal-matrix composite baseplate
- AIN DBC Power substrate
- High temperature die and power substrate attach
- Integrated busboard → enables 3D Packaging
- Integrated gate driver






X-5 SiC MCPM Junction to Case Thermal Resistance

- Experiment $\Delta T_{i-c} = 17$ °C and Model $\Delta T_{i-c} = 15$ °C
- The experimental and modeled ΔT_{i-c} are in good agreement
- A low junction-to-case thermal resistance of 0.18 °C/W was measured






Low Parasitic Power Module for High Speed Switching



- 3D parasitic model using Comsol Multiphysics[®]
- One side of the full-bridge was analyzed due to the symmetric design
- Inductance/Resistance was modeled vs. frequency up to 1 MHz
- The X-5 exhibited low parasitics at high frequencies
- ~4 mΩ and ~16 nH at 500 kHz
- Inductance is roughly 1/2 of other commercial power brick style module [1]





Ultra-Fast Switching From Low Parasitic X-5 / Gate Driver Integration



Turn On Waveform

7.5 ns


100 V

5.00 A Ω

- Clamped inductive load
- 400 V / 30 A switching waveforms
- Rise time = 16.1 ns
- Fall time = 7.5 ns
- Switching Frequency = 1.2 MHz
- Minimal ringing and overshoot

Boost Converter Efficiency vs. Power

www.apei.net





Drain


Voltage

Gate

Ch1 5.00 V

10

SiC Charger for Next Generation Toyota Prius Plug-in Hybrid





[2] Toyota, "Plug-in hybrid 2010 model revised (includes 2012 model) emergency response guide," 22 Feb. 2012.

[3] Department of Energy, "EV everywhere: a grand challenge in plug-in electric vehicles, " 2012.



Design and Performance of the X-6 Power Package








Design of X-6 Power Package

Specifications


- Single die and co-pack
- 100+ A / 1200 V
- 225 °C maximum operation (T_{jmax})
- 30 mm × 21 mm × 7 mm

Package Features

- Compatible with SiC and GaN
- Electrically Isolated AIN DBC power substrate
- High temperature die and power substrate attach
- High current capable
- Low inductance (< 8 nH)
- Ultra-fast switching (< 4 ns)
- Low R_{jc}
 - − 2 mm × 2 mm Die \rightarrow 1.23 °C/W
 - − 5 mm × 5 mm Die \rightarrow 0.5 °C/W
- Modular for system integration
- Wire bonded or bondless versions




SiC MOSFET X-6 Package





www.apei.net







X-6 Configurations
















<u>www.apei.net</u>

15


X-6 Package Junction to Case Thermal Resistance

- Experimental $R_{j-c} = 1.23 \text{ °C/W}$
- Modeled $R_{j-c} = 1.15 \text{ °C/W}$
- The experimental and modeled R_{j-c} are in good agreement
- ~ 50 % of the thermal resistance of the package is in the AIN layer of the DBC
- R_{j-C} can be reduced further using DBC with a thinner AIN layer





X-6 Parasitic Modeling










Discrete Package Resistance Comparison






www.apei.net

8

Discrete Package Inductance Comparison







<u>www.apei.net</u>

High Efficiency GaN HEMT Boost Convertor





- 200 300 V Input / 400 V Output
- Switching Frequency = 100 kHz
- Turn on ~ 8.2 ns, Turn off ~ 3.7 ns
- Minimal Ringing
- Up to 5 kW
- > 99 % Peak Efficiency @ 100 kHz
- 97.5 % @ 1 MHz





<u>www.apei.net</u>

Summary

- Wide bandgap power packages using 3D packaging technologies were presented
- The electrical and thermal characteristics of the X-5 and X-6 were introduced
- The SiC-based X-5 demonstrated > 95% efficiency and a 5 kW/L volumetric power density in next generation Toyota Prius charger
- The GaN-based X-6 exhibited ultrafast switching (< 4 ns) and a high efficiency (> 99 %) in a boost configuration

APEI's X-5 Power Module

APEI's X-6 Power Package




www.apei.net



Connect With Us!



Wide Bandgap HT-3000 Power Module



- Half-bridge +300 A / 1200 V
- Standard power module footprint
- Device neutral
- 225 °C maximum operation (T_{jmax})
- Minimized parasitics (< 7 nH)
- Low thermal resistance (< 0.1 °C/W)
- Low volume/weight (72 cm³ and 140 g)

