Increase Power Density and Performance Using 3D Packaging

Emerging technologies for 3D packaging at the printed circuit board scale

Presented by PSMA Packaging Committee Ernie Parker and Brian Narveson Co-Chairman







Overview of 3D Power Packaging Phase 1 Report

 PSMA contracted Tyndall National Institute to conduct a study of trends in 3D packaging for power



- This paper study led to the Phase 1 report recently published
- The study considered integration of components into:
 - Chip scale packages using stacking, transposers, integration, etc.
 - PCB mountable module type packages
 - High Power Modules > 1 kW
- Additive Manufacturing, including 3D printing, is covered in the report

This presentation focuses on the findings from the study for 3D power packaging at the PCB scale



- There are few examples of 3D packaging in commercially available power modules
 - This is expected to change as wide band gap semiconductors are adopted
 - Wide band gap devices offer the promise of higher density and efficiency, however, current packaging technology limit that promise



Molded 2014, up to 1.2 kW

0.898" (22.80 mm)

• Advances in packaging technology are recognized as key to leveraging the switching speed of GaN and SiC



Areas of Technology Innovation





Embedded Active Components

- Significant progress has been made through two EU Framework Programmes, "HIDING DIES" [FP6] and "HERMES" [FP7]
 - HIDING DIES developed the technology for embedding components
 - HERMES focused on commercialization of the technology
- TI's MicroSIP is the 1st commercial dc-dc produced with HERMES 'face down approach'



- ROHM/TDK created a 2nd source using SESUB process



Cross section of "SEmiconductor embedded in SUBstrate" (SESUB)^{1,2}



Embedded Active Components

 Example of HERMES face-down technology with two embedded core FR-4 PCBs, Prepreg layers, and external components³



 Conceptual view of Crane Aerospace & Electronics embedded components in fusion bonded Multi-Mix® assembly; fusion bonding eliminates Prepreg layers



- Other embedding technologies available in the industry
 - Nanium's embedded wafer level package (eWLP)
 - Integrated Module Board (IMB) from Imbera
 - Amkor's Embedded Die/Passives in Substrate
 - SiPLIT from Siemens
 - DrBlade from Infineon
 - i2 Board®, p2 Pack® from Schweizer



Embedded Magnetics

Two technologies for embedding magnetics^{4,5} are Plated Through Hole (PTH) and Blind Via (BV) as shown in the following figures:





An approach⁶ developed by Tyndall uses plated thin film magnetic cores and thin film magnetic materials in through vias





 Researchers at the Power Electronics Systems Laboratory at ETH Zurich have proposed 3D integrated passive and active EMI filters⁷



- The passive filter (left) achieved a 24% reduction compared to the discrete solution
- The combination of active and passive solutions (right) achieved a 40% reduction



Integrated Filters

 Researchers at CPES have also reported on benefits of integrated EMI filters



- The planar differential-mode filter above was originally proposed in 2002⁸
- An integrated CM and DM filter (below) was proposed for an electronic ballast application⁹





A process developed for a mixed technology RF amplifier called an Integrated Thermal Array Plate (ITAP) shows promise for power electronics application¹⁰



In this process ICs, passives, and semiconductor components are held on a temporary carrier and a metal heatsink is electroformed around them



An overmolded PWB based power module was previewed by Vicor at the APEC 2013 plenary

Overmolded Modules

- A 380 V 48 V unregulated bus converter released in Jan of 2014 is rated at:
 - 1.2 kW
 - 98% efficiency
 - 1820 W/in³
- Additional products reported for Q2 2014 release claimed to demonstrate up to 3 kW/in³



The overmolded packaging approach also provides 3D cooling benefits¹¹





- Research at CPES has explored 3D, non-wirebond, packaging over the last decade as part of its Integrated Power Electronics Modules (IPEM) thrust
- Calata¹² et. al. presented four CPES 3-D power packaging approaches
 - 1. Metal post interconnected parallel plate structure (MPIPPS)



2. Stacked solder bumping





3D Power Packaging at CPES

- 3D Power Packaging Approaches from CPES (continued)
 - 3. Dimple Array Interconnect (DAI)



2. Double side cooled direct solder interconnect





3D Power Packaging at CPES

 Development progress on 3D POLs at CPES was presented in the 2013 APEC Industry Session IS 1.5, 3D Packaging for Power¹³





Disruptive technologies have emerged that are expected to drive 3D packaging technologies at the PCB scale in the near future

- Wide bandgap devices: Commercial availability of SiC and GaN
 - Benefits are limited by parasitics with current packaging technologies
 - Embedded components in FR4 are a possible solution
- **High power boards:** 3 kW 5 kW per board to meet data center demand by 2020
- **Cooling:** Increased use of heat pipes; phase change or liquid cooling to select high power components and residual air elsewhere



Water board (Schweizer)





Power packaging at the PCB scale is forecast to transition from SMT on FR4 to embedded technology





Supply chain demand for compatible passives and magnetics
Thermal interface and cooling technology will become more integrated



- Emergence of wide bandgap semiconductors is generating technology "pull" from innovations in microelectronics packaging
- Embedding technologies currently gaining a foothold at the chip scale are expected to expand strongly into PCB scale
- Overmolding is likely to continue as a technology used for enhancement of handling and thermal performance



Next Step: Phase II

- Proposed Phase II intended to provide in depth study of Phase I topic(s)
- Phase II topic(s) determined by industry feedback
- Timeframe May 2014 to March 2015
- Target completion date for Phase 2 report APEC 2015
- Target APEC 2015 for presenting final report in Seminar/Workshop and Industry Session



- 1. SYSTEMPlus Consulting, "Texas Instruments' embedded die package," May 2012. [Online]. Available: http://www.systemplus.fr/wp-content/uploads/2013/05/3DPackaging_2012_05_N23_systemplus.pdf
- 2. TDK EPCOS, "Very small and extremely flat," November 2012. [Online]. Available: http://www.epcos.com/web/generator/Web/Sections/Components/Page,locale=en,r=247996,a=2314854.html
- 3. Industrial PCB Development Using Embedded Passive and Active Discrete Chips Focused on Process and DfR, M. Brizoux, A. Grivon, W. C. Maia Filho, E. Monier-Vinard, Thales Corporate Services and J. Stahr, M. Morianz, AT&S, May 18, 2010

References

- 4. J. Quilici, "Embedded Magnetics Technology Overview," 2012. [Online]. Available: http://bayareacircuits.com/wp-content/uploads/2012/03/Embedded-Magnetics-APEX-Feb-2012.pdf.
- 5. Radial Electronics, "Embedded Magnetics Technology Overview," October 2011. [Online]. Available: http://s389535389.onlinehome.us/wp-content/downloads/Embedded_Magnetics_Article_Oct_2011.pdf.
- 6. O'Reilly, S, M. Duffy, T. O'Donnell, P. McCloskey, S. C. O'Mathuna, M. Scott and N. Young, "New Integrated Planar Magnetic Cores for Inductors and Transformers Fabricated in MCM-L Technology," International Journal of Microcircuits and Electronic Packaging, vol. 23, no. 1, pp. 62-69, 2000.
- 7. J. Biela, A. Wirthmueller, R. Waespe, M. L. Heldwein, K. Raggl and J. W. Kolar, "Passive and Active Hybrid Integrated EMI Filters," IEEE TRANSACTIONS ON POWER ELECTRONICS, vol. 24, no. 5, pp. 1340-1349, 2009.
- 8. Rengang Chen, J.D. van Wyk, Shuo Wang and W.G. Odendaal, "Absorptive Frequency-Selective Transmission Line EMI Filter for Power Electronics Applications - A Progress Summary", 2007 CPES Annual Conference Proceedings, pp 133-139
- 9. Dr. Shuo Wang and Dr. Fred C. Lee, "EMI Research Nuggets", Center for Power Electronic Systems, April 2008
- 10. A. Margomenos, M. Micovic and others, "Novel Packaging, Cooling and Interconnection Method for GaN High Performance Power Amplifiers and GaN Based RF Front-Ends," in 42nd European Microwave Conference, Amsterdam, 2012
- 11. From APEC 2014 Industry Session IS 1.5 "3D Packaging for Power", Vicor presentation on "3D Cooling of New High Density DC-DC Converters"
- 12. J. N. Calata, J. G. Bai, X. Liu, S. Wen and G. Q. Lu, "Three-Dimensional Packaging for Power Semiconductor Devices and Modules," IEEE transactions on Advanced Packaging, vol. 28, no. 3, pp. 404-412, 2005
- 13. From APEC 2013 Industry Session IS 1.5, "3D Packaging for Power", Session IS 1.5.5, Qiang Li, "High Density Integrated POL Converters", Center for Power Electronics Systems.





