





Packaging for High Power Density Inverters

Packaging Considerations in a High Power Density Inverter

H. Alan Mantooth University of Arkansas

Applied Power Electronics Conference

Anaheim, California March 20, 2019



Alan Mantooth, University of Arkansas





- > UA Power Capabilities and Focus
- Integration Basics & Heterogeneous Integration
- Design Automation for Heterogeneous Integration
- > UA Packaging Highlights

ARKANSAS UA Power & Energy Team

- 1. Simon Ang, power packaging, IC design, power converter design
- 2. Juan Balda, power systems and power electronics
- 3. Zhong Chen, devices and fabrication
- 4. Jia Di, asynchronous digital IC design, cybersecurity, hardware security
- 5. Jeff Dix, analog & mixed-signal IC design, neural networks
- 6. David Huitink, thermal management, packaging, and reliability
- 7. Qinghua Li, cybersecurity
- 8. Fang Luo, power conversion, motor drives, and packaging
- 9. Alan Mantooth, semiconductor device modeling, CAD, packaging, and power & analog IC design, cybersecurity
- 10. Roy McCann, motor drives, storage, cybersecurity, and controls
- 11. Yarui Peng, design automation tools
- 12. Greg Salamo, materials and devices, nitrides
- 13. Morgan Ware, wide bandgap devices, capacitors
- 14. Yue Zhao, motors, machines and drives



UA Power Capabilities

Packaging for High Power Density Inverters

High Density Electronics Center (HiDEC)

Assembly	Reliability	LTCC Fabrication
 Dicing Saw Wire Bonders Flip Chip Bonders Soldering Stations 	 Delta Environmental Chambers Thermal Shock Chamber Hirayam Pressure Cooker 	 LTCC fabrication Vacuum reflow oven nScypt 3D Printer
	Thin Film	Analytical
	 Cleanroom facility E-beam Evaporator Suss Microtec Aligners Plasma Therm RIE Chemcut Spray Etcher 	 Multipurpose Bondtester Buehler Polisher CNC Milling Machine Makerbot 3D Printer



UofA Power Capabilities

Packaging for High Power Density Inverters

National Center for Reliable Electric Power Transmission (NCREPT)



- > 12,500 sq. ft state-of-the-art test facility
- > (3) 2 MVA Regenerative Electronic Loads
- > 10-ton Chiller Unit and Heat Exchanger
- Voltage Range: 15 kVac; 1.5kVdc
- Research Focus:
 - Power Electronics Design, CAD and Modeling
 - Power Electronics Packaging
 - Power Electronics Test
 - Mixed-signal Integrated Circuit Design
 - Sensors
 - Controls



ARKANSAS **Strength and Uniqueness**

Packaging for High Power Density Inverters



"Materials to Systems"

Alan Mantooth, University of Arkansas



Integration Basics

- Size and weight reduction is desirable in most applications
- > Higher switching frequencies can deliver reduced size and weight -> smaller passives to deliver power
- Can come with penalties such as EMI
- Must contend with higher frequency effects (parasitics)
- Demands a more integral approach to design and realization

ARKANSAS Heterogeneous Integration

Packaging for High Power Density Inverters

Integration involves combining all of the following in a simultaneous electrical, thermal, and mechanical design:

- Devices
- Device models & modeling of the module
- Thermal management methods, new materials and devices
- Electrical performance (efficiency, integrity, isolation), new materials
- Mechanical performance, new materials
- Layout optimization (current sharing, EMI)
- IC design (supply, driver, control, protection, communication)
- Integration of passives



Gate Driver Circuit

Packaging for High Power Density Inverters



Features

- Variable drive strength
- Built-in test
- Operational to over 400 °C





Simultaneous Current and Temperature Measurements

Packaging for High Power Density Inverters



Alan Mantooth, University of Arkansas

ARKANSAS Heterogeneous Integration

- 1. To achieve the best performance out of WBG device advances, attention must be paid to electronic packaging.
- 2. Reduction of parasitics, higher frequency operation, thermal management, and long-term reliability mandate integration of a variety of technologies beyond the WBG die.
- 3. This requires advances in materials, packaging processes, and design tools.



Design Automation Tools

Packaging for High Power Density Inverters

Multi-Chip Power Module Layout Synthesis Tool - PowerSynth



A software tool for the design and layout of multi-chip integrated power modules



PowerSynth Overview

Packaging for High Power Density Inverters

- Explore the design spaces of integrated power modules
- Uses fast thermal and electrical models to gauge power module performance quickly
- Multi-objective optimization allows for many trade-off design solutions to be considered
- Easily export design solutions to FEA tools
- Current work:
 - New layout engine toward 3D layout optimization
 - New PEEC-based electrical model
 - Conducted EMI prediction
 - Post-layout optimization for partial discharge reduction

PowerSynth Workflow





PowerSynth Features

- Users can choose designs from a Pareto frontier of tradeoffs and export for further analysis:
 - Parasitics and thermal netlists
 - 3D EM solvers (Q3D, HFSS, and EMpro)
 - SolidWorks

- Packaging for High Power Density Inverters
- Reduced order models have been hardware validated
 - Thermal model shows excellent agreement while capturing multi-chip interaction
 - Electrical model accurately approximates inductance and capacitance over wide frequency range
- Fast model evaluation: 3-4 orders of magnitude faster than FEA



Alan Mantooth, University of Arkansas

T. M. Evans, et. al, "PowerSynth: A Power Module Layout Generation Tool," IEEE Trans. on Power Electronics, DOI: 10.1109/TPEL.2018.2870346.



Electrical Modeling for 3D

Packaging for High Power Density Inverters

Objective

Moving towards 3D structures:

Mutual coupling, electric field, current density need to be considered for more reliable design.

Evaluation

Time

30 ms

180 s

Mesh

120

1371

Method

Model

HFSS

Main approaches

- Fast electrical parasitics evaluation based on PEEC with coarse mesh
- Analytical equations for mutual inductance calculation
- Hierarchical representation for devices, bond wires connection



Current density in comparison to Ansys HFSS for a simple U-Shape



PowerSynth EMI Methodology

Packaging for High Power Density Inverters

Conducted EMI Modeling

- Differential and Common Mode noise paths split up
- Represented as high frequency equivalent circuits

Noise Source Modeling

- •Uses frequency domain representation of trapezoidal waveform
- Provides approximation of switching current

References:

- Q. Liu, Modular Approach for Characterizing and Modeling Conducted EMI Emissions in Power Converters, Doctoral Dissertation, Virginia Tech, 2005.
- X. Huang, Frequency Domain Conductive Electromagnetic Interference Modeling and Prediction with Parasisitcs Extraction for Inverters, Doctoral Dissertation, Virginia Tech, 2004.



Example Chopper Circuit

Current Source Representation



Figure 2-7 Time-domain Trapezoidal Waveform



Figure 2-8 Frequency-domain Spectrum of Trapezoidal Waveform

Modified Nodal Analysis •Frequency domain

- calculation of HF circuit using Noise Source
- Implemented in Python



PowerSynth EMI Results

Packaging for High Power Density Inverters

Test Setup

- PowerSynth-generated halfbridge layout
- Double Pulse Test
- 50 kHz, 25% Duty
- 20 A, tr=tf=50 ns

Comparison

- Transient simulation of EM model
- Transient simulation of **PowerSynth-generated netlist**
- MNA frequency response from PowerSynth

Run Time Comparison

Calculation	Time (s)
Full-Wave Parasitics Extraction	1060
Transient Simulation	200
PowerSynth MNA	21



Currently accurate up to 5MHz, working on implementing broadband parasitics model and Coss nonlinearity

Alan Mantooth, University of Arkansas

ARKANSAS Constraint-Aware Layout Engine

Objective

A generic, scalable, and constraint-aware layout engine to create DRC-clean reliable layout solutions with a high efficiency.

Approaches

- Corner stitch data structure with hierarchical constraint graph methodology
- Scalable, generic, and efficient optimization algorithms

Progress

- Implemented both DRC and reliability constraint-aware layout generation in flat-level floorplan[1]
- Hierarchical 3D optimization is on-going; Hierarchy consideration reduces coordinate correlation, complexity in both modular and system level optimization



(a) Three Pareto-fronts of layout solutions. Sample layout (b) with fixed gap 0.2 mm, (c) I-V constraints, (d) fixed gap 0.4 mm

WIPDA 2018

© 28 even 26 punged 24 22 Fixed Gap (0.2 mm) Applied I-V Constraint Fixed Gap (4 mm) 20 30 40 50 60 70 80 Inductance (nH) (a)

Packaging for High Power Density Inverters



Partial Discharge

Packaging for High Power Density Inverters

Simulations show increased E-field concentration at sharp corners.

Partial Discharge Tests show increased PD inception voltage for layouts with filleted power traces.



Samples in Silicone Gel



Samples in Fluorinert (liquid dielectric)



PD Test Setup: MPS 60, a 60 kV PD Tester available at Wolfspeed.



HV tests show increased breakdown voltage for samples with circular traces.

COMPEL 2018



Implementation in PowerSynth



Novel Wire Bondless SiC Power MOSFET Packaging Technique Developed at UA

Packaging for High Power Density Inverters



SIDE VIEW



SiC Switching Cell + Vertical Power Loop

Packaging for High Power Density Inverters



< 5 nH loop inductance @ 16 ns rise time







An 3D Wire Bondless Half Bridge with Integrated Gate Driver

Packaging for High Power Density Inverters



Bottom side of interposer with Wire bondless MOSFETs



Alan Mantooth, University of Arkansas

Top side of interposer with Gate Driver and Passives



Functioning module on double-pulse test stand at NCREPT



ARKANSAS

The Flip-Chip Power MOSFETs

Packaging for High Power Density Inverters





A concept for a 3D wire bondless SiC power module based on flip-chip MOSFET packages



Vertically Stacked SiC Module





Module-Level 3-D Stack

Packaging for High Power Density Inverters

Key components of 3-D stack:

- Two stand-alone wire bondless power modules
- A spring-loaded low temperature cofired ceramic (LTCC) interposer
- Top and bottom holding frames
- Clamping screws





Exploded view of the proposed module-level 3-D wire bondless half-bridge power module

Half-bridge circuit schematic



Interconnection Scheme

Packaging for High Power Density Inverters



 Collector clamp
 To route the collector of module 1 to outer copper of DBC

- Emitter Clamp:
 To route the emitter of module 2 to outer copper of DBC
- LTCC Interposer:
 - Spring loaded interposer to establish electrical connection between the collector (module 1) and emitter (module 2) to realize module-level 3-D wire bondless half-bridge stacked power module

Side view of interconnection scheme

Bottom DBC

(Module1)

Collector

Clamp(Module1)



Inductance Minimization



ARKANSAS. Optimized Connector Placement

Packaging for High Power Density Inverters



Case 1, Partially violated anti-parallel current path configuration



Case 2, Partially violated anti-parallel current path configuration



Case 3, Maintained anti-parallel current path configuration



Case 3 yields 57% reduction in loop inductance that is achieved by optimum connector placement following anti-parallel path configuration



Fabricated Power Module





Double-Pulse Test Comparison



Kelvin Control Pins DC+ Kelvin Control Pins

Fabricated wire bonded module for comparison

- Turn-on performance improvements
 - 30% reduction in peak current overshoot
 - > ~100 ns reduction in turn on delay
 - Reduction of settling time of turn-on current ringing
 - Turn-off performance improvements
 - 43% reduction in peak voltage overshoot
 - Reduction of settling time of turn-off current ringing

UNIVERSITY OF Conducted EMI Characterization

Packaging for High Power Density Inverters



Measured conducted EMI @ 50 kHz

Measured conducted EMI @ 100 kHz







- Need for higher efficiency is being driven by all sorts of energy demands
- Heterogeneous integration is being driven by the "need for speed", which translates into volumetric reduction and higher efficiency
- > Wide bandgap IC design provides solutions silicon cannot touch
- New design automation approaches are needed for WBG power electronics
- Heterogeneous power electronics integration is key to unleashing WBG performance