

Power Electronic Module Packaging for Commercial, Construction and Agricultural Vehicle (CAV) Traction Drives

David Levett
Infineon Technologies

Dec 2011

Introduction

Two challenges - Smaller size and lower cost


Technical issue - How to manage temperature cost effectively

For power electronics:


- Reduce losses at source
- Packaging for high frequency switching
- Shrinking silicon size
- Alternative topologies
- Cooling system
- Module options

Power Losses.

Approximately 90% of the power loss is in power silicon




Static and dynamic losses



Improvements in Vcesat levels for reduced conduction losses




It is getting more difficult to get significant gains in Vce sat voltage.




Opportunities for reduction in switching losses

- Optimize silicon for application
- Use of SiC
- Improved module packaging
- Negative effects of high frequency switching

Different loss distribution for different silicon types



600V Si-IGBT Inductive Switching: Turn-On @ $T_J = 175$ °C



Losses at 20A 400V

Fast Silicon Diode

E_{onIGBT} 450 μ J
 $E_{offDiode}$ 75 μ J

SiC Diode



E_{onIGBT} 125 μ J
 $E_{offDiode}$ 5 μ J

The reduction in turn on reverse recovery current not only reduces switching losses but can reduce turn on EMI.



Inductance Plates vs. parallel wires

Inductance does not mix well with high di/dt levels in silicon.

How to reduce system inductance?



Strip line design module inductance reduction





Prototype
module

Reduction of inductance by 75% is possible



Alternate topologies. Three level NPC2 or Matrix



Active rectifier




Output phase



Matrix topology for AC to AC conversion.

Why the drive to make chips smaller

Smaller chips and larger wafers = reduced cost + increased power density.




- 1990 Area 100%
- 1994 Area 65%
- 2000 Area 44%
- 2007 Area 36%
- Next Generation

Consequences?


New technology for high temperature packaging




Chip to substrate



Chip top side



Substrate to baseplate



Standard Technology

Soft soldering with
SnAg paste

Al wedge bonding

Soft soldering with
SnAg pre form

New Technology


Diffusion soldering

Cu wedge bonding

High reliability system
soldering

Diffusion soldering



- Very thin, Sn based solder
- $T_{melt} > 400^\circ\text{C}$
- Comparable to discrete component assembly
- Fast process, highly integrated, high volume compatible



Schematic comparison of a standard solder joint (left) and a diffusion soldered joint (right).


The future of bond wiring – Copper

Top side metallization of chips allows for copper bonding




High reliability system soldering

- Base plate modules have thermal advantages for thermal management in vehicle drives
- Improvements in soldering process and alloys




Existing solder
after 400 TST



Improved solder after 2000 TST


Delamination image of solder layer




DCB to baseplate solder layer at end of design life thermal cycles

Power cycling life data curves

How are these generated and what are their limitations?







From mission profile to design life



Module Electrical model




Mission profile




From mission profile to design life



Mission profile



Losses



Simulation




Temperatures in detail

**IGBT, Diode and
Solder layer
temperature profile**

From mission profile to design life



Junction and solder temperatures




Rainflow

IGBT

Summation of design life wear in %




Diode



Solder



Design life wear in %



Pin-fin modules for improved cooling



Copper or AlSiC pin fin construction?



HybridPack 1 and 2 modules with direct pin-fin cooled base plate

Module Selection some options

Non standard products

Design a custom package with optimized pin out, silicon and topology

Use an existing package and pin out; but, use specific silicon or topology


High volume - Long time to market

Medium volume - Short time to market

Standard products

- AQS 1002 qualified
- 200A – 800A parts available.
- 650V and 1200V.

- Module series qualified for CAV applications - high vibration and temperature cycling capability
- 100A – 1400A parts available
- 650V, 1200V and 1700V





ENERGY EFFICIENCY COMMUNICATIONS SECURITY

Innovative semiconductor solutions for energy efficiency, communications and security.

