

# Getting the most performance out of the latest generation SiC cascode FETs

Pete Losee  
(UnitedSiC is now) Qorvo




# Outline

- SiC cascode introduction
- Gen 4 SiC FETs set new performance benchmarks
- Design examples with new 750V SiC FETs, TPPFC, LLC



# SiC cascode FET

- Cascode is a source-switched SiC JFET
  - Inverse of the MOSFET drain-source voltage across the JFET gate-source
  - Blocks forward current when MOSFET gate is off
- JFET is fully on with its  $V_{GS} \approx 0$ 
  - When MOSFET is on
  - When reverse current flows, regardless of MOSFET gate voltage
- Low voltage (20-30V) Si MOSFET  $R_{ds}$  is <10% of the JFET resistance

- Lowest  $R_{On} \times A$
- Compatible with Si or SiC gate drive, 0-12V, 0-15V etc. drive,  $V_{th}=5V$
- Reduced die size, low  $E_{oss}$ ,  $C_{oss}$
- Excellent integral diode with low  $V_F$  (1.0-1.5V typical) and low  $Q_{rr}$



# Qorvo/UnitedSiC technology approaching “unipolar limit”



## Gen 4 JFETs




- Trench structure with reduced cell pitch
- Optimized drift/spreading layers
- Reduced substrate thickness

750V SiC JFET:

$$R_{On,sp} = 0.7 \text{ m}\Omega\text{-cm}^2$$

# Gen 4 750V SiC FETs


## Best in class $R_{On,sp}$ across temperature



## 650V SiC MOSFETs vs. 750V UnitedSiC UJ4C FETs


- Gen 4 FETs exhibit stronger positive temperature coefficient (TC) vs. SiC MOSFET competitors but offer lower  $R_{DS,On}$  per unit area across useful temperature range
- Smaller SiC die size for given on-resistance -> Lower  $Q_{oss}$

# Gen 4 750V SiC FETs - Figures of Merit




## Benefit

- **Lowest conduction losses** across useful temperature range, for a given footprint or package type



## Benefit


- **Lowest total  $E_{oss} / Q_{oss} \times R_{DS(on)}$  FoM**
- **Nearly 2X better** than competitors



## Benefit


- Maintaining low  $R_{DS(on)} \times C_{oss,tr}$  enables **higher power density** in soft-switched applications
- **5-10X** lower gate drive losses by  $Q_g \times V_{Drive}$
- Excellent body diode enables **reliable operation** out of resonance

# Gen 4 SiC FETs - Industry's best Figures of Merit



# Gen 4 750V SiC FETs vs Si superjunction

Specification	Fast Diode SJ	SJ Best-in-class	UJ4C075018K4S
Irated_Tc100 [A]	64	62	60
Voltage Rating [V]	600	650	750
RDS,On @ 25C [mOhm]	15.0	17	18
RDS,On @ 125C [mOhm]	29.0	33.5	31
Tj,max [C]	150.0	150	175
Rth,j-c(max) [C/W]	0.3	0.28	0.39
Qg[nC]	251	215	38
Qrr [nC]	1560	20000	102
VFSD@25C [V]	1.0	0.9	1.7
125C Rdson x Eoss [mOhm-uJ]	826.5	911.2	372.0
125C Rdson x Coss,tr [mOhm - nF]	108.2	111.2	8.7
VF x Qrr [V-uC]	1.6	18	0.18





Normalized to UJ4C075018K4S parameters (smaller is better for each)

● 750V Gen 4 Technology  
● 650V Competitors




# SiC cascode FET: Low $C_{rss}$

Good for fast switching, low losses, immune to  $dv/dt$  induced shoot through in bridge circuits....




SiC Vertical JFET is "0"  $C_{DS}$  structure, formed with PN Junctions from G-S and G-D  
JFET:  $C_{GS}$  and  $C_{GD}$



# SiC cascode FET: Low $C_{rss}$

But turn-off is not set by  $R_{g\_ext}$  alone....




Turn-Off Voltage Transition of Conventional MOSFET

$V_g$  in plateau region


$$I_{g,off} = I_{C,GD} \propto C_{GD} dV_D/dt$$

$I_{g,off}$  varied easily via:

$$[V_{g,plateau} - V_{g,off}] / R_{g,ext}$$




In Cascode,  $R_{g\_ext}$  alone does not limit the turn-off voltage transition  $dV/dt$ ..... voltage transition is also dictated by  $(I_{g-JFET}) R_{g-jfet}$  once JFET  $V_{gs}$  is in its plateau region... this is built into JFET.






Small RsCs or Cs device snubbers are **EFFECTIVE** method to manage fast switching waveforms, minimize delay times and maintain low switching losses

See "Minimizing EMI and Switching Loss for SiC FETs" at [www.unitedsic.com](http://www.unitedsic.com)

# Gen 4 SiC FETs in kelvin-source packages



TO-247-4L




$T=150^{\circ}\text{C}$ ,  
 $R_{g\text{On}}/R_{g\text{Off}}=1\text{W}$ ,  
 $R_s=10\text{ohm}$ ,  
 $C_s=300\text{pF}$ ,  $V_{gs}=0\text{V}$   
 to 15V

- High performance Gen 4 UnitedSiC FETs offered in kelvin-source connected TO247-4L and D2PAK-7L (coming soon)
- Lower switching losses
- Cleaner gate waveforms with kelvin-source connected packages

Spec	UJ4C075018K4S	UJ4C075018K3S
Qrr	109nC	109nC
Eon	467uJ	744uJ
Eoff	58uJ	229uJ
Etotal	525uJ	973uJ


$$E_{\text{snub}} = 10\text{-}12\text{uJ at } 50\text{A}/400\text{V switching with } R_g=1\text{ohm}$$

# SiC: More applications, more design considerations



**UJ4C/SC**  
**750V SiC FET Series**

# SiC FET options enable more design flexibility



## UJ4C/SC SiC FET Series

1

Determine your desired power level

2

Select optimal device

- Efficiency
- Cost
- Thermal

# Gen 4 SiC FETs - Design Flexibility in Automotive

## KEY FEATURES

- Lowest  $R_{DS(on)}$  die
- Low  $R_{DS(on)} \times E_{oss}$
- Low  $R_{DS(on)} \times C_{oss}$
- Simple gate drive (0-12V)
- Low  $V_f$  diode
- 5 $\mu$ s short circuit current (6m $\Omega$ )

## Automotive





400/500V Bus  
Traction Inverter


On-Board Chargers  
DC/DC Converters



400/500V Bus  
Wireless Charger




# Design Flexibility in IT infrastructure





## KEY FEATURES

- Low  $R_{DS(on)} \times E_{oss}$
- Low  $R_{DS(on)} \times C_{oss}$
- Simple gate drive (0-12V)
- Low  $V_f$  diode



# SiC FET options enable more design flexibility

## TPPFC Fast Leg Switch Design – 3.6kW




### UJ4C075018K4S:

- Highest performance at full and 50%-load, semiconductor efficiency = 99.4%
- Low  $R_{thjc}$  + Low Losses yield a low temperature rise,  $T_j=96^{\circ}\text{C}$  @ full load




# SiC FET options enable more design flexibility

## TPPFC Fast Leg Switch Design – 3.6kW



Small (~2°C)  
increase in  $T_j$  vs.  
UJ4C075018K4S





### UJ4C075023K4S:

- Excellent Cost/Performance tradeoff
- Low  $R_{thjc}$  + Low Losses yield a low temperature rise,  $T_j=98^\circ\text{C}$  @ full load

\*230Vin, 400VDC, 65kHz, 20% inductor ripple current, HS=85°C, CCM

# SiC FET options enable more design flexibility

## TPPFC Fast Leg Switch Design – 3.6kW





### UJ4C075033K4S:

- Excellent Cost/Performance tradeoff
- Good performance, semiconductor efficiency 99.3%
- Conduction dominates losses at full load, 67%

# SiC FET options enable more design flexibility

## TPPFC Fast Leg Switch Design – 3.6kW





### UJ4C075044K4S:

- Good choice where partial-load efficiency is important, 99.1% @ 3.6kW, 99.4% @ 1.5kW
- Conduction dominates losses at full load, 75%
- $+12^{\circ}\text{C}$   $T_j$  compared to UJ4C075018K4S

# SiC FET options enable more design flexibility

## TPPFC Fast Leg Switch Design – 1.5kW



### UJ4C075044K4S & UJ4C075060K4S


Offer Excellent Options at 1.5kW:

- Comparable semiconductor efficiency (99.4%) as the lower on-resistance parts, despite ~47-53% of FET cost
- Balanced conduction & switching losses with low  $T_j$  rise (93°C, within 3°C of UJ4C075018K4S)






Full portfolio offers designers new choices allowing better system optimization

# Flexibility in TPPFC

**IT Infrastructure**






- Power Factor Correction
- DC/DC Converters






# Flexibility in LLC


## SiC FET vs. Si Superjunction



Drop-in replacement results



# SiC FET options enable more design flexibility



# Summary

- SiC Cascode FETs offer the lowest RDSON switches in 650V+ class
- Gen 4 750V SiC FETs are excellent options for hard, soft-switched applications
- Broad portfolio from 6mohm – 60mohm allow designers to select best system cost-performance in front end rectifier and dc-dc converters