

# Micro-Magnetics Based on Single-Litho Core Laminations

*Establishing a New PwrSoC Paradigm:  
Higher Energy Density & Lower Power Losses for  
Cost Effective **Wafer Level Magnetics***

Kamyar Ahmadi, Mo Khodadadi, Matt Wilkowski, Trifon Liakopoulos



# EnaChip Inc. – Intro


- Enachip (“One”-Chip) started operations in 2018 (early stage, VC funded startup)
- Mission: Re-invent Power Management by Commercializing Wafer Level Magnetics



*HQ Located between NYC and Philadelphia (30min south of Newark Airport)*



## THE POWER PROBLEM



Power management circuits

*Tesla AI dual redundancy AI computer*

**Power Is  
Wasteful And  
Uses Too  
Much Space**


## Example chipset

There are **1600 I/O connections** per processor

The majority of connections (**60%**) are for **Power**

THE ROOT CAUSE of  
POWER INEFFICIENCIES


**Power**  
**Is Separate From**  
**Silicon**





# EnaChip – Breakthrough Innovation in Integration

COMMERCIALLY VIABLE  
TECHNOLOGY THAT  
INTEGRATES POWER  
MAGNETICS WITH SILICON IC



**Power System in Package**  
State of the Art

**20-50%** Energy Savings  
**30x** Smaller Size  
**3x** Lower Cost



**Power System on Chip**  
EnaChip Enabled Solution



# Wafer Level Magnetics

*(Si & GaN trends to higher  $F_{sw}$  shift the PwrSoC's bottleneck to magnetics)*

The inductor is acting as an energy storage element on a switching converter




Inductor size reduction:

- Core Materials: High  $B_{sat}$  allows for size reduction
- Output Power: High  $F_{sw}$  allows for size reduction
- High  $F_{sw}$  increases system losses due to core material limitations and IC switching losses
- Multi-layered laminated cores required for meaningful integration of magnetics

# Wafer Level Magnetics


(Core technology options)

## Aircore WLM




iCoupler, ADI

## Multilayered thick film sputtered core



Evatec

## Electroplating thick film core



Enpirion

Electroplating windings

Electroplating windings

Electroplating windings



# Wafer Level Magnetics

(Core technology comparison)

## Aircore WLM

- ↑ Easy to fabricate
- ↑ Low cost
- ↑ Low power loss
- ↓ High near magnetic fields
- ↓ Low inductance
- ↓ Requires high  $F_{sw}$

## Multilayered thick film sputtered core

- ↑ High performance
- ↑ Process/thickness control
- ↑ FEOL compatible
- ↓ Slow ( $.1\mu\text{m}/\text{min}$ )
- ↓ High cost process ( $\sim 10\text{-}20\times$  of the plating )
- ↓ High capital costs ( $>5\times$  over electroplating)
- ↓ Thickness/Stress limitations ( $<20L$ ,  $<3\text{ }\mu\text{m}$ )  
*Power  $\approx$  core thickness*

## Electroplating thick film core


- ↑ Fast deposition ( $1\mu\text{m}/\text{min}$ )
- ↑ Low cost process
- ↑ Intrinsically low stress  
→ No. layers ( $>100$ )
- ↑ Low capital costs (BEOL-OSAT)
- ↑ Highly scalable
- ↓ Metallic high  $\mu$  crystalline films have low  $\rho$  → small skin depth → higher loss
- ↓ Multi-layer laminations needed for high currents  $>1\text{A}$   
Complex multi-layer/multi-mask  
**cost prohibited process**





# Enachip's Technology Platform

Enachip addresses the electroplating core shortcomings to enable a high performance WLM cost competitive solution






## Electroplating core

- ↑ Fast deposition process (1 $\mu$ m/min)
- ↑ Low cost process
- ↑ Intrinsically low stress → No. layers (>100)
- ↑ Low capital costs (BEOL-OSAT)
- ↑ Highly scalable
- ↓ Metallic high  $\mu$  crystalline films have low  $\rho$  → small skin depth → higher loss
- ↓ Multi-layer laminations needed for high currents >1A  
Complex multi-layer/multi-mask  
**cost prohibited process**


# Key Process Modules

## *(Electroplated micro-coils)*








- Thick electroplated Cu (5 $\mu$ m – 80 $\mu$ m)
- Dielectric insulation/planarization
- Electroplated high frequency magnetic alloy laminations





Ref. Modern Electroplating, 5<sup>th</sup> edition  
Mordechai Schlesinger (Editor), Milan Paunovic (Editor)




# Process Flow




# Process Flow




Litho/HC



Strip PR



Seed/Litho



Etch Seed






Plate Cu/Ni/Au






# Significant Cost Reduction !



## EnaChip process for 8 core layers




## Today's process for 8 core layers





# Multi Layer process incorporates electroplating insulator (epi)

- Electrochemically synthesized insulator
  - Conjugated polymer based
- Conductivity  $< 1\text{S/m}$





**X**  $n$  **→**  
For n-layer core Device



# Multi Layer process Thin Insulator !

- Multiple layer with thin Insulator → Very high layer packing coefficient  
→ Low profile cores
- EPI performance is comparable to ideal insulator with ability to suppress Eddy Current Loss

NiFe -  $L_F/L_{DC}$  Vs F 25°C




**High core plating rates:**  
1um x 3min →  
30min for 10layers


**In volume:**  
Total 10layer laminated  
core process time: 1-2 hrs




# Device Performance Using Mag Core with Single Mask n-Layer process



EnaChip multilayer process extends the performance of NiFe materials to maintain higher values of inductance at higher frequencies.








L=20-40nH die 2mm x 5mm



L=120-150nH die 1.7mm x 4.0mm



# Device structure




# High Performance proprietary Mag. Alloys


## EnaChip Alloy (ECA)

- Amorphous Electroplated
- 3x NiFe resistivity
- $F_{sw}$  up to 30MHz


Using ECA we can build devices with less layers



**ECA 2L**




**NiFe 4L**




# High Performance proprietary ECA alloy

## EnaChip Alloy (ECA)

- Permeability up to 900
- $B_{\text{sat}} \geq 1.5 \text{ T}$




ECA Bias operational range  $\gg$  NiFe





# EnaChip Creates an Enabling Technology Platform

(MULTIPLE MARKET VERTICALS)



## Unique Magnetic Alloys

- New Compositions of mater
- Unique formulations to meet performance
- Enachip Proprietary
- CMOS compatible



Miniaturization / Cost

Post Process (BEOL-OSAT) compatible  
**INDEPENDENT of Si node!**

Unique  
high-performance  
magnetic  
materials

Leverages  
existing highest  
speed integrated  
electronic  
circuits

Innovative  
wafer  
fabrication  
processes



## Innovative Mfg. Processes

- Unique low-cost magnetic core laminations
- Copper windings
- Integrated circuit compatible

Performance / Cost

## Addressable Market Verticals

### Voltage Regulation

- DC/DC Voltage Regulators
- Integrated Power Management IC
- LED Drivers

### Magnetic Field Sensing

- Magnetic field -> Electric Signal

### Power Harvesting

- RF → DC
- Solar -> DC/AC
- Mechanical -> DC/AC

### Signal Conditioning

- Low Pass Filter
- Band Pass Filter
- Tuner
- RF Suppression (Beads)

### Electromagnetic Actuation

- Electromagnetic Separation  
(Bio-medical devices POC  
Lab on Chip)
- Moving membranes  
(micro Pumps, micro Valves)
- Moving Beams  
(Reed switches, Relays)






# The advantage of being... Node-Agnostic

(EnaChip's "Magnetic Functionality" can be post-processed on **ANY substrate** from **ANY foundry** and **ANY node**)


Controller+PFETs wafer



Integrated Circuits Wafer  
without Magnetics

Post-process Wafer Level  
Magnetics

WLM post processed wafer




Complete Power Management  
Wafer with Magnetics

# Smart Power Integration is needed in All Systems

**WLM** platform enables integration of power and interactive functions - SoC

*Wafer Level Magnetic*

## System Integration at chip level






**Enachip enables power and interactive functions integrated within the system**

**Devices are “talking” to environment and to the users**



# Device Examples

- ☞ Thick Cu toroid micro-inductors
- ☞ Multi-core toroids
- ☞ Spiral coils
- ☞ Electromagnets/Actuators
- ☞ Transformers
- ☞ Sensors





# Walk away message:

First time demonstrated continuous electroplating of magnetic film and insulator sequentially

## **That enables:**

Single mask thin film magnetic core laminations for high performance wafer level magnetics

Fast and Low cost BEOL – CMOS compatible simple manufacturing process with existing infrastructure

Performance enhancement by unique proprietary high performance electroplated magnetic alloys





**Thank you!**