

Extending GaN Integration to Higher Power and Faster Speeds

Alex Lidow Ph.D., CEO and Co-Founder Robert Beach, Ph.D., Co-Founder Ravi Ananth, Director IC Design Center Mike Chapman, Manager IC Design Edward Lee, Senior Principal Engineer

Efficient Power Conversion

Power Conversion Technology Leader

epc-co.com Presented at APEC March 2022



Speaker Biography

Alex Lidow is CEO and co-founder of Efficient Power Conversion Corporation (EPC). Prior to founding EPC, Dr. Lidow was CEO of International Rectifier Corporation. A coinventor of the HEXFET power MOSFET, Dr. Lidow holds many patents in power semiconductor technology and has authored numerous publications on related subjects, including co-authoring the first textbook on GaN transistors, GaN Transistors for Efficient Power Conversion, now in its third edition published by John Wiley and Sons. Lidow earned his Bachelor of Science degree from Caltech and his Ph.D. from Stanford.










GaN Integration

- What problems are we trying to solve?
- What's New?
- What to expect going forward.




- Efficiency
- Size and Weight
- Cost

• EMI









Application that benefits the most:

• Lidar





















Applications that benefit the most:

- DC-DC
- **Motor Drives**




- 35% smaller
- 50% fewer components
- Less design time:
 - Logic In Power Out
- Better efficiency







11 Higher Frequency Motor Drive with ePower[™] Stage






Original LC input filter $2.7\mu H + 660\mu F$


36Vdc – 5Arms motor phase current












EPC2302

LSFET is 1.4 m Ω Typ. Lowest R_{DS(on)} for 100 V eGaN[®]FET

Optimized for Lower Switching Losses

Optimized for Lower Conduction Losses









epc-co.com







High Voltage to Low Voltage Pads 0.6 mm Spacings meet IPC Rules




Compatible Pinouts for Optimal Layout Technique















- Higher Efficiency
- Lower EMI
- Lower Component Count
- Shortened Design Time To Market
- Saved Precious PCB Area
- Reduced Cost

