

Industry Session 05: PwrSoC for Next-Gen Power

# Integrated Capacitors and Energy Storage Devices for PwrSoC: Trends and challenges

**Mohamed Mehdi Jatlaoui**, Product Line Manager

Murata Integrated Passive Solutions

[mohamed.jatlaoui@murata.com](mailto:mohamed.jatlaoui@murata.com)

Tuesday, March 22, 2022



# Outline

## 1- Introduction


## 2- Silicon Capacitors technology

## 3- 3D Silicon capacitors for power applications


- 3.1- Automotive
- 3.2- Optical transceivers
- 3.3- Mobile & HPC




## 4- Conclusion



# 1- New Trends & Drivers



# 2- Silicon Capacitors extending MLCC portfolio



**High stability in temperature**

Up to **250°C** environments

**Signal stability over frequency**

Up to **110 GHz** applications

**Stability regarding voltage**

For **450 V** applications

**Stability over ageing**

Minimum lifetime of **10 years**

**Extreme low thickness**

Down to less than **50 µm**



High Density


Low ESL

Low ESR

Low profile

Mechanical strength

# 2- Silicon Capacitor - Technology Road Map



Vehicle electrification



Data centres



Mobile




HPC



- Murata is committed to a vision of developing innovative integrated Silicon capacitors to match the requirements and trends of SOC

# 3.1- LiDAR Applications\_Si-cap benefits




Longer sensing distance is required



Needs Trend

- Higher peak & Shorter pulse width
- Stability of pulse
- High reliability



Discharged pulse from capacitors flow LD and generate laser pulse

Needs Trend for discharge capacitor



- Low ESL design
- Stability of Capacitance
- AEC-Q100

Si-cap Wire bondable




0202 size, 1nF(BV150)  
0302 size, 470pF(BV450)


Si-Interposer




(a) Switching LD driver module




(b) Resonant LD driver module




Extreme Miniaturization



Presented @APEC 2021



Si-IPD



PCB




Image of evaluation board



New evaluation board available

# 3.1- WBG power switching challenges

## Market trend

High power density / integration density / efficiency



High speed switching by using SiC / GaN

High temp. operation

High frequency noise

### Lifetime & Reliability

- parasitic L on DC bus
- SW junction recovery ( IGBT, SiC, GAN ...)

### EMI

- complex resonance of parasitic L and C

## Challenge for high speed switching



Parasitic inductance in the circuit cause

1. Surge voltage
2. Ringing



Capacitor Optimization

Damping surges and lowering ringing frequencies



Integration of low ESL components and innovative packaging




Built-in snubber solution for power module



# 3.1- Synergy with Murata Film capacitor

Since it's very important to design both snubber capacitor and DC-link capacitor together to reduce surge voltage and ringing. Murata can propose the best solution considered combination of snubber capacitor and DC-link capacitor. HTFC is for DC-link and Si-cap is for snubber.




## DC-LINK Capacitor

**HTFC**  
e.g.) WV:DC450-500V,  
125°C,  
LowESL <10nH




## Snubber Capacitor - Resistor Device

**CR Device**  
e.g.) WV:DC600V,  
200°C,  
3~5nF, 5~10Ω




## Expected Improvement by New Solutions


+ High Temp. Film Capacitor + RC Snubber Si Capacitor




+ RC Snubber Capacitor



+ High Temp. Film Capacitor



Monitor (Without Capacitor)



**1. High temp. operation (200°C)**  
Put Si-RC device close to SiC/GaN which operates under high temp.




**2. Same mounting method as power device**  
Ex) Top → Wire bonding  
Bottom → Soldering and Sintering

**3. Function of CR device as 1 chip**  
Realize downsizing of power module by saving space.  
(If you used other capacitors, both capacitors and resistor must be used.)






# 3.2- Optical Transceivers





# 3.2- Optical Transceivers



## 01005 MLCC capacitor




## Silicon capacitor : 0201M UBSC




By keeping 50 Ω transmission line impedance in single-ended

No signal integrity degradation




By limiting coupling and keeping 100 Ω differential impedance



Further integration with Si-IPD

# 3.3- PDN Applications




Macbook Pro 2020



M1 Chip



CPU performance vs. power




Up to  
**2x**  
faster CPU  
performance<sup>1</sup>

Matches peak PC  
performance using  
**25%**  
of the power<sup>1</sup>


Source: <https://www.apple.com/fr/newsroom/2020/11/apple-unleashes-m1/>

## 4 Land Side + 6 Embedded Silicon capacitors







M1 SoC Package Cross Section 1  
©2021 by System Plus Consulting

Embedded Silicon capacitor



Source: SystemPlus consulting


# 3.3- Lower PDN impedance



**Solution for low Z for anti-resonance**


- ① Higher capacitance in PKG
- ② Adjust ESR of Capacitor
- ③ Lower L on MB and high frequency

# 3.3- Increased Interest in Si-Caps is Driven by ..





16 nm      10 nm      7 nm      5 nm      3 nm


*Challenging Power Delivery Network*



# 3.3- Murata's innovative solutions



Embedded Si-cap



LSC Si-cap


3D Structure

Ultra Low ESL Silicon capacitor with:

- **World record of 1300 nF/mm<sup>2</sup>** in Silicon, 1 μF in ultra compact 0404 form factor
- Ultra-low ESL (< 5 pH) and ESR (< 10 mΩ)
- <50 μm thickness
- Mechanical robustness of silicon during assembly




# 3.3- Landside benefits



Si-Caps help reducing ESL



- Si-Caps intrinsic ESL is lower than MLCC
- Assembly ESL is reduced
  - Multi-terminals generate smaller current loop → lower ESL (shorter distance between pads)




- Low-profile enables integration closer to IC



# 3.3- Embedded benefits





Source: N. Normand [IMAPS 2021]



Decoupling cap	Parasitic from assembly	Cap intrinsic ESL	Conclusion
MLCC die-side	<b>High ESL</b> high distance - Underfill	<b>High ESL</b>	<b>Standard</b>
SiCap embedded	<b>Low ESL</b> close to IC	<b>Low ESL</b> Multi-terminals Adjacent opposite loops	<b>Improvement</b>

+ Ability to reduce substrate X/Y size

# 3.3- Si-caps improve system performance




	$Z_{peak}$ (mΩ)
Wo LSC	62.7
MLCC(LLL)	41.2
Si Cap.(Array)	17.0


-24.2 mΩ

- Abrupt changes in processor activity induce large current transients in the power delivery network
- There is a need to reduce losses → provide better and more granular regulation to the processor cores

### 3.3- Si-caps improve system performance



$Z_{peak}$  : anti-resonance between Chip and Board



	$Z_{peak}$ (mΩ)	Improvement rate (%)
Wo LSC	62.3	
Si Cap. ×2 pcs.	17.0	-72.7%
Si Cap. ×1pcs.	9.1	-85.4%
Si Cap. ×2pcs.	5.1	-91.8%

\* Wo LSC = Without Land Side Capacitor

\* In the case, we connect Si Cap.(Array) to same power line

- $Z_{peak}$  is reduced by mounting LSC.

# 4. Conclusion

- Miniaturization enables new markets and applications
- Si-cap use from niche market/application to wider usage
- Solutions that both increase the performance and reduce the power consumption
  - **Automotive:**
    - High voltage, low ESL loop, Thermal stability
    - Silicon capacitive interposer presents innovative solution from electrical and assembly point of view
    - Challenges: automotive reliability standard (AEC-Q100) and Eye safety (IEC 60825)
  - **DataCenter:**
    - Increased bit rate and reduced insertion loss
    - Improved SNR
  - **Mobile & HPC:**
    - Requirements in terms of high density, low profile and low ESL
    - Silicon capacitors flexibility: process, materials, design, interconnects and assembly

**Thanks a lot for your time and attention!**

**Any questions and/or comments?**