



# Gate oxide reliability studies using BTI, RVS, and CVS methods on 4H-SiC MOSFETs

### Gavin D.R. Hall, Jifa Hao, Martin Domeij, and Thomas Neyer

### Outline

- Introduction
  - The Gate Oxide system in SiC MOSFET
  - Study of the gate oxide  $\rightarrow$  study of time constants & their variability
- Bias Temperature Instability (BTI)
  - Fast and slow time constants and their temperature dependence
- Constant & Ramped Voltage Stress (CVS & RVS)
  - Accelerated testing and hard breakdown
  - Using a "Dual Ramp" Method to decrease time constant
  - Competing Failure Modes & Compensation
- Conclusion & Outlook

#### Introduction and Background

- Gate Oxide Reliability is Time to Event Data
  → Time Constants & Their Variability
- Regarding Time Constants
  - Performance related
  - Hard breakdown Sudden change to a non-functional state (TDDB)
  - Fast vs. Slow Time Constants
- Regarding Variation
  - Variation aware analysis  $\rightarrow$  efficient use of data
  - Characterizing variation  $\rightarrow$  enables design

### SiC Oxide System: Si / SiO2 / SiC



### SiC Oxide System: Si / SiO2 / SiC



[\*] T. Grasser *Bias Temperature Instability for Devices and Circuits* (2014) [\*\*] D.J. Dumin Oxide Reliability : A Summary of Silicon Oxide Wearout, Breakdown and Reliability (2002)

### SiC MOSFET Oxide System: Si / SiO2 / SiC



[\*] T. Grasser Bias Temperature Instability for Devices and Circuits (2014)

#### Gate Oxide SiO2 / SiC Time Scales





- Data shows complex interplay between stress and readout times and the parametric drift
  - Fast trapping appears to have a "negative activation" hypothesis: very fast emission relative to measurement scale



- Data shows complex interplay between stress and readout times and the parametric drift
  - Fast trapping appears to have a "negative activation" hypothesis: very fast emission relative to measurement scale



- Data shows complex interplay between stress and readout times and the parametric drift
  - Fast trapping appears to have a "negative activation" hypothesis: very fast emission relative to measurement scale



- Data shows complex interplay between stress and readout times and the parametric drift
  - Two very well separated time scales → some traps are filled quickly and recover and others more slowly and remain



- Data shows complex interplay between stress and readout times and the parametric drift
  - For AC stress  $\rightarrow$  less evidence of trapping
  - may depend on the details of the device and processing

#### SIC MOSFET TDDB (CVS) @ 175C



- TDDB model extracted from moderately accelerated voltages at moderate temperature (175C)
- Low voltage data is well behaved, however, at larger voltages there is some evidence of *increased variability*  $\rightarrow$  evidence of *mode mixing*?

#### SiC MOSFET Dr.VRAMP (RVS)

To Transform CVS to RVS<sup>[\*]</sup>



- TDDB timescales can be accelerated further using a ramped voltage stress (RVS)
- Since the model remains "2-dimensional" we will need at least 2 ramp rates to perform a regression to obtain the full AFT model
- Hence we have Dual Ramp Voltage-Ramp or "DR. VRAMP"

#### Dr. VRAMP Initial Proof of Concept : Si / SiO2 / Si System



- Result : thin oxides  $\rightarrow$  same acceleration model between TDDB / Dr. VRAMP,
- However: thicker oxides show consistently higher slope factor for Dr. VRAMP
- Hypothesis : 2 Modes of TDDB, one low voltage and one high voltage
- Risk is the "over prediction" reliability from the Dr. VRAMP test, without modification ... can we make it work?

#### Results For Si / SiO2 / SiC MOSFET Dr.VRAMP (RVS)



- Dr. VRAMP (RVS) data collected to compare with TDDB
- Several temperatures used : temperature acceleration for test time reduction and perhaps better alignment between TDDB and RVS
- Lower voltage to breakdown → less likelihood of competing risks at higher accelerations

<sup>[\*]</sup> See appendix for derivations

#### Results Summary : SiC MOSFET Dr.VRAMP (RVS) vs. CVS-TDDB @ 200C



- <u>Result:</u> High temperature data shows perfect alignment between CVS-TDDB and Dr. VRAMP estimates for acceleration model
- <u>Conclusion:</u> Additional accelerating factor of temperature allows for lower voltage stress to breakdown
- <u>Theory</u>: Increasing temperature shifting the failure from the oxide boundary to the bulk. → hypothesis is encouraged by measured changes in transport.

#### Results Summary : SiC MOSFET Dr.VRAMP (RVS) vs. CVS-TDDB @ 200C



- <u>Result:</u> High temperature data shows perfect alignment between CVS-TDDB and Dr. VRAMP estimates for acceleration model
- <u>Conclusion:</u> Additional accelerating factor of temperature allows for lower voltage stress to breakdown
- <u>Theory</u>: Increasing temperature shifting the failure from the oxide boundary to the bulk. → hypothesis is encouraged by measured changes in transport.

#### Results Summary : SiC MOSFET Dr.VRAMP (RVS) vs. CVS-TDDB @ 200C



- <u>Result:</u> High temperature data shows perfect alignment between CVS-TDDB and Dr. VRAMP estimates for acceleration model
- <u>Conclusion:</u> Additional accelerating factor of temperature allows for lower voltage stress to breakdown
- <u>Theory</u>: Increasing temperature shifting the failure from the oxide boundary to the bulk. → hypothesis is encouraged by measured changes in transport.

SiC MOSFET – Possible Variation Types









- All samples may be considered within specification
- Each summation leads to an increase in variance
- Why not "group" the data? Decrease in MSE  $\rightarrow$  inefficient use of data

- Limited sample size in many cases due to cost & time constraint
  - Use all data available to decrease MSE and make the most of the data
- Motivation to increase sample size → improve understanding of defects
  - Defects are often understood by "what they are not"
  - i.e. a better understanding of the intrinsic variability improves the detectability of defects ... and vice versa.
  - Larger sample size, using Dr. VRAMP enables multimodal analysis in a reasonable time-frame
- Key motivation: safety margin
  - Better characterization leads to improved safety margins for the application



% fail

#### Conclusions and Outlook

- SiC Gate Oxide reliability characterization is a matter of capturing a wide variety of time scales and their impact:
  - Performance changes to breakdown
- These time-constants can be understood by using BTI, CVS and RVS
  - Some time-constants are rather swift and require special test methods (e.g. BTI)
  - Other time constants require using the principle of acceleration to reduce them to a practical test time (CVS)
  - Additional acceleration can reduce CVS time-scales further and enable a fast systematic characterization of defect-driven vs intrinsic breakdown
- Variation is endemic to the system and must be taken into account to properly characterize the intrinsic behavior while making economic use of sample data

#### Acknowledgements

- Special Thanks to:
  - Thomas Long, Michael McGuire (ON Semiconductor), test and measurement support,
  - ON Semiconductor South Portland CQR lab, & EG CRD lab test and measurement support
  - Chuck Spinner (ON Semiconductor), sponsor for early reliability initiative, BTI & RVS development
  - Andrew Kim (Intel), for in depth discussion on RVS methods at IRPS 2021 workshop .... and others from the IRPS technical community continuing to improve the state-of-the-art in reliability physics.
  - APEC conference committee for the opportunity to present!