

Significant Developments and Trends in Embedded Substrate and Component Technologies for Power Applications

Presented by

PSMA Packaging Committee


Brian Narveson and Ernie Parker, Co-Chairmen

PSMA and 3D Power Packaging

- Phase 1 Technology Report “ 3D Power Packaging” (authored by Tyndall National Institute) determined the power industry was interested in and beginning to manufacture Embedded Substrate power products (published Feb. 2014)
- Phase 2 Technology Report “Current Developments in 3D Power Packaging with Focus on Embedded Substrate Technology” (authored Ltec Corporation) was published in March 2015, determined power supplies can be made now with embedded technology, but a lot more needs to be done.
 - Researched 740 published articles from industry, government and academia
 - Interviewed 30 Industry and Academic Experts
 - Attended 10 trade shows, conferences and seminars
- Phase 3 Technology report on 3D Power Packaging planned for 2017
- PSMA primary financial sponsor of 3D-PEIM Symposium
- Packaging Committee has sponsored 3 Industry Sessions at APEC on 3D Packaging

What is 3D Power Packaging


- Power supply products derived from the use of the z axis
- Incorporation of a variety of technologies to reduce footprint
- Solutions that increase power density (W/cm^3)
- Manufacturing solutions that can print or construct interconnects or circuit layers



**Embedding Actives or
Passives in Substrate**

What is Embedded Substrate Technology

- A *3D Embedded Power Module* is a “systems that use a combination of at least one controller/driver IC, at least one active component in the power train, and associated interconnect means, embedded in a single package.”
- *Component embedding* is “the inclusion of at least one active or passive electrical component within the top and bottom conductive layers of a substrate.”
- A *substrate* is defined for this study as “a planar structure having multiple conductive and insulating layers.”




Embedded Power Market Drivers

- **Digital functionality and power consumption increasing at a rate of “More than Moore”**
 - CMOS has hit the wall, transistor efficiency is not increasing, and processor clock speeds are stagnating.
 - Advanced deep submicron semiconductor technology has hit a cost barrier
 - Barrier overcome with a paradigm shift in digital semiconductor packaging
 - Leading technologies are wafer thinning, through-silicon vias (TSV) and 2.5D and 3D integration
 - Power requirements increasing 2 to 5 times, within the same footprint, in one generation
- **Power density and efficiency improvement with wide bandgap gallium-nitride (GaN), silicon-carbide (SiC), and gallium-arsenic (GaAs) are facing a “construction barrier”**
 - Optimum performance can only be achieved with packaging free of bond wires
 - Embedded substrate technology is a disruptive technology that can lead to large increases in power density and efficiency, plus higher performance from wide bandgap devices

Why is Embedded 3D Packaging Important


- What you told us: Motivation for using embedded packaging.



% of Available Score

At what Power Levels are you Interested?

- What you told us:



Technology Areas Studied

- ***PCB's and Inorganic Substrates***
- ***Semiconductors including High Temperature Die Attach and High-lead Solder Substitution***
- ***Passives***
 - ***Resistors***
 - ***Capacitors***
 - ***Magnetics***
- Interposers
- Packaging Technologies
- Thermal Management
- Additive Manufacturing
- The phase 2 report is 10 Chapters, 335 pages, with 394 Publications cited and 172 links provided

Benefits of Embedded Substrate Technology


- Performance
- Reliability
- Ease of use
- Solution size
- Thermal management
- EMI shielding
- Reduced need for product-specific tooling
- Reduced need for additional packaging
- Fastp time to market
- **Cost?**

Standards for Embedded Substrate Technology



- **Substrates and Components**

- **IPC-2316:** Design Guide for Embedded Passive Device Printed Boards
- **IPC-4811:** Specification for Embedded Passive Device Resistor Materials for Rigid and Multilayer Printed Boards
- **IPC-4821:** Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards.
- **IPC-4101:** Specification for Base Materials for Rigid and Multilayer Printed Boards
- **IPC-6012:** Qualification and Performance Specification for Rigid Printed Boards
- **IPC-7092:** Design and Assembly Process Implementation for Embedded Components
- **JCPA – EB01-2013:** Parts Built-in Electronic Circuit Board (Component Built-in Board) Data Format Design Guide – 2nd Edition
- **JPCA – EB02-2013:** Standard on Device Embedded Substrate Terminology / Reliability / Test / Design Guide 4th Edition

AT&S Embedded Component Packaging (ECP™) Process Flow




GaN devices of GaN Systems Inc. embedded in AT&S (ECP™) process






UTAC and AT&S Collaborate on Turnkey Supply Embedded Chip in Substrate Technology


Collaborative 3D SiP Supply Chain Flow




TDK SESUB Process



3D Pattern Routing in SESUB




Source: TDK



- Connection among IC and passives all within the module
- PGND plane can be isolated from other GND plane
- Switching energy can be routed in internal PGND return path
- Switcher noise may be reduced by PGND isolation


General Electric's Power Overlay Technology



	ePOL	WPOL	POL-MCM	POL-kW
DESCRIPTION	Low-cost embedded package leveraging high volume PCB technologies	Fanout WLP using GE POL and component packaging technologies	MCM SIP & integrated passive SMT or leaded connectors with integrated DBC for thermals	Ultra high power module with leaded connectors and advanced thermal management
FEATURES, BENEFITS	Low I/O <300 single and SIP applications, with min. L/S 25/25um, 30+ Volt	Low to medium I/O, 400 single & MCM applications with min. L/S 10/10um 30+ Volt <ul style="list-style-type: none"> - Large sized POL frame processing, enabling excellent routing capability - Ultra thin, low 	Medium Voltage, 1200V <ul style="list-style-type: none"> - Multiple pwr devices and ICs (10+) - Multiple passives (30+) - Low parasitics - Heterogeneous die integration combining both power and logic 	Higher power 1200V+ <ul style="list-style-type: none"> - Lowest possible parasitics fast switching, low losses - Double sided cooling, superior thermal management
APPLICATIONS	Mobile, computing, telecom <ul style="list-style-type: none"> - Wireless - RF FEM - Power management 	Mobile, computing, telecom <ul style="list-style-type: none"> - Wireless - RF FEM - power management 	Computing, telecom, industrial <ul style="list-style-type: none"> - DC-DC converter - Intelligent power modules 	Automotive, aerospace, <ul style="list-style-type: none"> - Motor drives - Renewables - High power conversion

GE licensed its Power Overlay Technology to Shinko Electric in 2015

Power OverLay (POL) Interconnect PWB-like planar interconnect for power packaging



1. Low and Matched Parasitics
2. Eliminate Bond Wires


3. Ability to Array Multiple Die
4. Reduction in Size and Weight




3D-PEIM

Extract from "Packaging Challenges and Solutions
for Silicon Carbide Power Electronics" – ECTC 2012 – Ljubisa Stevanovic


Shinko Electric's Molded Core Embedded Package (MceP[®])




Schweizer's P²-PAK approach



p² Pack® module
assembly with logic
PCB




Schweizer's i² Board® approach




- Design an interposer board for embedding in host PCB
- Interposer can contain both passives and actives
- Conventional surface mount components can be embedded using the interposer

Schweizer's i² Board® approach



Semikron's Sintered SKiN™ PROCESS

Standard Technology



Wire bond-free

Wire bonds


Solder-free

Soldered

SKiN Technology




Semikron's Sintered SKiN™ PROCESS



Cross Section of 3D SKiN® Power Module with Sintered Joints

Component Types and Processes




Example of an embedded assembly Source: IPC
International Technology Roadmap



3D-PEIM

Resistors

- Formed Technologies



Source: Micro Consulting Services

- Inserted-Suppliers of embeddable resistors

- KOA Speer Electronics, Inc
- Aeroflex (A Cobham Company)
- Panasonic
- Stackpole Electronics, Inc.
- Vishay Intertechnology, Inc
- Ohmega Technologies, Inc.

Embedded Resistors

TFM201610GHM Series P... x NIC Components NFP M... x nfp.pdf x capacitors for embedded x Embedded | Capacitor... x XR73B/XR73H/XR73Z | KOA

/surface-mount-resistors/xr73b-xr73h-xr73z/

IBS One Source Online Trading, ETFs History Stock Market Educat... G tiger run QuantumOnline.com R Hotel Relais Bosquet MyMemil.com - Memi 3D-PEIM SYMPOSIUM

Home | KOA International

CHECK INVENTORY Search by product keywords or part numbers... SEARCH

KOA KOA SPEER ELECTRONICS, INC.

Products Products A to Z PIN Cross Reference KOA net Company Profile Sales Resources Contact Careers


Resistors Thermal Protection Inductors Capacitors EMI/EMC Filtering Circuit Protection Modules

Home > Products > Resistors > Surface Mount Resistors > XR73B/XR73H/XR73Z

XR73B/XR73H/XR73Z

embedded substrate flat chip resistor

NEW



Features

- Interlayer embedding in the multilayer substrate is applicable from the height of 0.14mm
- Cu via hole connection is applicable by the Cu electrode

Order Samples

Sample Order Form

Downloads

Catalog Pages

Appendix A - Packaging

Marking and Standard Values

EU-RoHS * CHINA RoHS

Resistors Caution & Terms

Pb-Free Components

Recommended Soldering Information and Profile

Links

PIN Cross Reference

FAQs

Surface Mount Resistors

RK73B
general purpose 2%, 5% tolerance
thick film chip resistor


RK73H
precision 0.5%, 1% tolerance thick
film chip resistor

RK73G
thick film 0.5%, 1% tolerance,
50ppm/°C chip resistor

RK73-RT

Go to: [Ordering Information](#) | [Applications and Ratings](#) | [Environmental Applications](#)

Dimensions and Construction



Type (inch Size Code)	L	W	c	d	t
1H (0201)	.024±.001 (0.6±0.03)	.012±.001 (0.3±0.03)	.009±.001 (0.23±0.03)	.009±.001 (0.13±0.02)	.005±.001 (0.13±0.02)
1E (0402)	.039±.002 (1.0±0.05)	.020±.002 (0.5±0.05)	.011±.002 (0.28±0.05)	.011±.002 (0.28±0.05)	.006±.001 (0.14±0.03)

Ordering Information

New Part #


XR73H	1E	U	TWL	1001	F
Type	Power Rating	Termination Material	Packaging	Nominal Resistance	Resistance Tolerance
XR73B XR73H	1H: 0.05W 1E: 0.053W	U: CU	TWL: 2mm pitch plastic embossed TWA: 1mm pitch plastic embossed For further information on packaging, please refer to Appendix A	P: 4 digits J: 3 digits	F: ±1% J: ±5%

New Part #

XR73Z	1E	U	TWL
Type	Power Rating	Termination Material	Packaging

Capacitors


• Formed Technologies



Capacitance range
for formed capacitor
materials Source:
IPC-2316

Planar Capacitance

- Parallel planes – a very simple idea



$$C = \frac{A \cdot D_k \cdot K}{t}$$

Where:

C = Capacitance (Farads)

A = Area of plates


D_k = Dielectric constant of material between plates

K = Constant

t = Thickness between plates

• Inserted-Suppliers

- AVX Corporation
- Murata Electronics
- Kemet Corporation
- IPDiA
- Taiyo-Yuden Company
- TDK
- Samsung



– IPDiA's deep trench silicon capacitor
– Up to 1206 package just .1mm high

Embedded Capacitors

TFM201610GHM Series X NIC Components NFP M X nfp.pdf X capacitors for embedded X New Technology Analysis X Embedded | Capacitor X

luct/passive-component/mlcc/embedded/index.jsp

UBS One Source Online Trading, ETFs History Stock Market Educat Giger run QuantumOnline.com Hotel Relais Bosquet MyMerrill.com Men 3D-PEIM SYMPOSIUM U.


SAMSUNG SAMSUNG ELECTRO-MECHANICS

Product Search IR Sustainability Careers Language

PRODUCTS APPLICATIONS SUPPORT NEWS ABOUT US

Products Passive Component MLCC Embedded

MLCC(Multi-Layer Ceramic Capacitors)




Multilayer ceramic capacitors (MLCC) are general-type capacitors that store electric charge temporarily and remove noise. They have a structure in which dielectric layers and internal nickel electrode layers are interlaminated.

General & High Cap Acoustic Noise **Embedded** High Frequency Soft Termination Medium-High Voltage Automotive

Embedded

Due to its low ESL characteristics, the products can be used as decoupling capacitors to supply current to the high-speed application processors (APs) of mobile devices (smartphones, tablet PCs) efficiently and stably.

The products are embedded inside substrates to correspond to devices or modules, securing mounting space. In addition, they help remove high-frequency noise, suffering less effects from external environmental stress.



1 / 4

General Features

- Low ESL, Enhancing adhesive strength to epoxy
- Various thickness 0.11mm ~ 0.33mm, Temperature range -55°C to +85°C, Case size 0603 to 1005

Application

- FCBGA for application processor, PMIC module, Wearable devices

CATALOG DOWNLOAD

BUY NOW

DISTRIBUTORS

REQUEST FOR SAMPLE

REQUEST FOR QUOTATION

PRODUCT INQUIRY

Embedded Capacitors

TFM201610GHM Series P... NIC Components NFP M... nfp.pdf capacitors for embedded Embedded | Capacitor - 5 AVX Low Profile/Embedded -

citors/surface-mount/ultrathin-ut-series-ceramic-capacitors/

IBS One Source Online Trading, ETFs History Stock Market Educat... tiger run QuantumOnline.com Hotel Relais Bosquet MyMemil.com - Men 3D-PEIM SYMPOSIUM

AVX
A Kyocera Group Company

A Leading Manufacturer of
Advanced Passive Components
and Interconnect Solutions

Search...

PART BUILDER | RoHS/REACH | KYOCERA | AMERICAN CERAMIC


HOME ABOUT PRODUCTS INDUSTRY APPLICATIONS RESOURCES INVESTORS CONTACT

Home → Products → Ceramic Capacitors → Surface Mount → Low Profile/Embedded – UltraThin (UT Series)

Low Profile/Embedded – UltraThin (UT Series)

Products

- Broadband Components
- Ceramic Capacitors
- Circuit Protection
- Connectors
- Custom Thin Film Passives
- Diodes
- DLA / MIL Spec
- Power / Chip Film Capacitors
- Filters
- Fuses
- Inductors
- Niobium Oxide Capacitors
- Polymer
- Resistors
- RF/Microwave
- SuperCapacitors
- Tantalum Capacitors
- Thermistors
- Timing Devices
- Varistors (Multilayer)



Features & Benefits

- Thickness: 0.15mm to 0.35mm
- Voltage Range: 6.3V – 50V**
- Case Sizes: 0201 and 0402


Typical Applications


- Smart cards
- Memory modules
- High Density SIM cards
- Mobile phones
- MP3 Players
- Embedded solutions


The UT series was designed to meet the stringent thickness requirements of our customers. AVX developed a new termination process (FCT – Fine Copper Termination) that provides unbeatable flatness and repeatability. The series includes products < 0.35mm in height and is targeted for applications such as Smart cards, Memory modules, High Density SIM cards, Mobile phones, MP3 players, and embedded solutions. For embedded applications AVX offer many variation such standardized thickness groups or multiple land size versions. AVX UT series is available in both X5R and X7R dielectric materials with various termination options including Sn, Au, and Cu.


DATA SHEET / CATALOG +

PART NUMBER INFORMATION +

PART BUILDER 


REQUEST A SAMPLE 

CONTACT US 


DISTRIBUTOR INVENTORY 



3



Inductors




Bel Fuse Internal
embedded multiple
transformer construction

- **Formed Technologies**

- NEC-Tokin flake magnetic material
- Bel Fuse embedded transformers
- Planar Magnetics


- **Inserted-Suppliers of embeddable inductors**

- Taiyo Yuden Co., Ltd
- Coilcraft, Inc.
- NTI Components Corporation
- TDK-EPC
- Kemet Electronics, Inc.
- KOA Speer Electronics, Inc.
- NEC-Token



TDK thin film
inductor

Inductors – Present Devices for Emedding





NFP series inductor outline—

Source: NIC

DIMENSIONS (mm)


Case Size	L	W	H	P
0603	1.6 ± 0.15	0.8 ± 0.15	0.5 ± 0.1	0.3 ± 0.2
			0.8 ± 0.15	
0805	$2.0 +0.3/-0.1$	1.25 ± 0.2	0.5 ± 0.1	0.5 ± 0.3
			0.9 ± 0.1	
			1.25 ± 0.2	
0806	$2.0 +0.3/-0.1$	1.6 ± 0.2	0.9 ± 0.1	0.5 ± 0.3
			1.1 ± 0.1	
1008	2.5 ± 0.2	$2.0 +0.3/-0.1$	0.9 ± 0.1	0.5 ± 0.3
			1.1 ± 0.1	



**NFI thin film inductor
construction—** Source: NIC

.47 μ H - 10 μ H

Ferric Inc. Magnetic Core Inductors



- Process and designs are integrated on top of the chip or interposer
- Flexibility in integration and implementation.

Ferric's magnetic core topologies provide
>5A/mm² current density and utilization factor near 100%

Challenges

- Electrical Test
- Yield
- Who owns the failure
- How do share the losses
- Passives at rating and values we need

Summary

- The digital world is going 3D to increase capability in the same footprint
- Digital 3D will greatly increase the need for power but not increase the available space to implement it
- Embedded Substrate technology is a viable path to increase power density
- Multiple substrate and semiconductor technologies are available at many power levels
- Both formed and inserted components are available from multiple suppliers
- Multiple power manufactures are shipping product utilizing embedded technology
- Less than 5% of the material in the reports has been presented.
Contact PSMA to find out how to get a copy.

Want to Participate or Learn More

- Participate in PSMA Packaging Committee
 - Planning a Phase 3 3D-Packaging Technical Report in 2017
 - Exact content will be discussed this fall
 - Planning 3D Power Packaging Industry session at APEC 2017 in Tampa Florida, March 26-30 2017
 - We are determining topics and recruiting speakers now
 - Discussion of whether to hold another 3D-PEIM.
 - Let us know if you would be interesting in hosting or participating on the organizing or technical committees
 - If you would be interested in participating in committee meetings please contact bcnarveson@gmail.com . (PSMA membership encouraged but not required)

Thank You