A High Power Density Three-Phase Inverter Adopting Double-End Sourced Power Module Structure



HERE Center for High Performance Power Electronics

Presented by : Fang Luo

The Ohio State University

06/13/2016



Outline

Introduction

DOUBLE-END SOURCED (DES) Layout


- Performance Evaluation
- Three-Phase Inverter Design





Introduction

DOUBLE-END SOURCED (DES) Layout

- Performance Evaluation
- Three-Phase Inverter Design










Introduction


DOUBLE-END SOURCED (DES) Layout

7




Three-Phase Inverter Design





Power-Loop Inductance








DOUBLE-END SOURCED (DES) Layout

Performance Evaluation

Three-Phase Inverter Design

Simulated Turn-off Voitage (400V/60A)






Switching Loss


 $\Delta E = 10.7$ **ΔE = 7.06** 187.08 197.78 190.56 181.94 178.52 185.58 (uJ) 575.42 546,04 200 58.34 150 81.76 109.31 91.21 90.5 9<mark>7.25</mark> Eon 100 Eoff 132.22 50 105.32 94.37 91.44 81.2 88.47 0 M4 M5 M6 M5 M4 M6 **Baseline Layout DES Layout** Total: 5.1% Lower

Difference Reduced

THE OHIO STATE UNIVERSITY


Continuous Power Test








Near Field Radiation



THE OHIO STATE UNIVERSITY

Near Field Radiation









DOUBLE-END SOURCED (DES) Layout

- Performance Evaluation
- Three-Phase Inverter Design



THE OHIO STATE UNIVERSITY



The Ohio State University

Power Density Estimation



Gate Driver Boards

Weight: 450 + 132 + 129 = **711 gram**

Calculated Power Density: 21.97 kVA/kg

Power Modules, DC Bus-bar, **DC Capacitors, Heatsinks**

Cooling Fans

*Based on 300 V/60 A, designed for 800 V/60 A

THE OHIO STATE UNIVERSITY

Summary of DES Module Design

- □ Reduced stray inductances/Balanced power-loops
- Improved the switching performance of the module
- □ Reduced dynamic loss-imbalance among paralleled chips
- Increased power density
- □ Reduced near field EMI emission
- Challenges in converter level layout
- Challenges in gate-drive design and layout



Questions?



Thanks to the Ohio State University Institute for Materials Research