



Decomposition and Electro-Physical Model Creation of the CREE 1200V, 50A 3-Ph SiC Module

3D-PEIM 2016 - Tuesday June 14, 2016

Speaker: Adam Morgan

Authors: Adam Morgan, Yang Xu
Dr. Wensong Yu, Dr. Iqbal Husain, Dr. Douglas C. Hopkins

Emails: ajmorga4@ncsu.edu, yxu17@ncsu.edu, wyu2@ncsu.edu,
ihusain2@ncsu.edu, dchopkins@ncsu.edu

dchopkins@ncsu.edu

Introduction – Motivation & Application

NC STATE UNIVERSITY

PREEs
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

- Development of an automotive EV inverter platform using WBG semiconductor power devices in an “open-source” manner
- DoE 2020 target for power density is 13.4 kW/L, achievable with WBG devices
- Enables shrinking of passive components → improvements over similar Si-based EV inverter systems:
 - Volume reduction: 56%
 - Weight reduction: 51%
 - Loss reduction: 48%
- Simulate WBG-based power modules within their systems in order to witness multi-physical performance improvement → justify the cost, stimulate adoption



dchopkins@ncsu.edu


FREEDM
SYSTEMS CENTER


POWERAMERICA

 **U.S. DEPARTMENT OF
ENERGY**

Tear-Down Approach of the CREE Module

- CREE Module: 1200V/50A, 25mΩ
6-Pack SiC MOSFET module
(CCS050M12CM2)
- Reverse-engineering technique is developed and applied to the CREE Module power stage
- Hesse Mechatronics BJ939 Heavy Wire/Ribbon Bonder digital camera system, accurate to within 10μm, was used to measure die, interconnect, and substrate length and width dimensions
- For opaque modules, use a minimal parasitic test circuit to analyze switching waveforms, compare with device datasheets, extract parasitic parameters




dchopkins@ncsu.edu

Tear-Down Approach of the CREE Module

- Non-destructive measurement procedure was developed in order to not disturb the power stage of the power module and allow it to still be used in converter circuits after analysis
- Initial heights and thicknesses were measured through a 45° angled holder
- Trigonometric relationships in conjunction with Snell's Law were used for determining the internal layer thicknesses of the substrate and die

1. Place the opened module onto the known angled holder within BJ939
2. Use camera system target reticle to measure the horizontal distance, between the top and bottom edges of each material layer
3. Calculate layer thicknesses using trigonometric relationships and Snell's Law



dchopkins@ncsu.edu


Destructive Tear-Down Validation

NC STATE UNIVERSITY


PREEs
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

- CREE module was disassembled and manually measured to within $\pm 25.4\mu\text{m}$ (1mil), to validate the measurement procedure
- Solder layers were assumed to be $50\mu\text{m}$ (SEM technique not used)



DBC AlN	Nondestructive	Destructive	% Error
Thickness	24.2 mils	25 mils	3.2 %
Length	1210 mils	1236 mils	2.1 %
Width	885 mils	902 mils	1.9 %




Dimension	Size (mm)
a	1.2
b	10.3
c	21.6
d	19.24
e	23.24
f	2.5
g	2.5
h	4.0
i	31.24
j	23.6

dchopkins@ncsu.edu



Full 3D-CAD Model of CREE Module

- Complete 3D-CAD model of the power stage, based on the measured dimensions, was created in SolidWorks
- Model includes the module housing, baseplate, die attachment, DBC substrate, wire bonds, SiC MOSFETs and diodes, and terminals



dchopkins@ncsu.edu

Parasitic Extraction & Current Distribution





Phase	Freq. (Hz)	DC	10k	100k	1M	10M	100M
A	L(nH)	115.7	102.2	83.66	78.91	74.16	73.43
B	L(nH)	81.73	74.8	61.9	56.52	54.78	54.22
C	L(nH)	47.39	46.49	40.89	37.41	36.23	35.86
A	R(mΩ)	7.33	8.13	12.49	47.26	73.16	219.1
B	R(mΩ)	6.11	6.61	9.83	20.76	55.55	165.6
C	R(mΩ)	4.54	4.71	6.56	13.44	35.48	105.3

Phase	Freq. (Hz)	DC	10k	100k	1M	10M	100M
A	L(nH)	43.37	42.20	36.21	32.76	31.61	31.24
B	L(nH)	51.52	48.72	40.46	36.54	35.25	34.85
C	L(nH)	41.56	40.44	34.80	31.56	30.48	30.13
A	R(mΩ)	4.83	4.98	6.90	14.12	37.28	110.6
B	R(mΩ)	5.04	5.31	7.59	15.64	41.34	122.7
C	R(mΩ)	4.76	4.90	6.79	14.13	37.72	112.5

dchopkins@ncsu.edu

SPICE Model Development & Transient Characterization




- Double-pulse test circuit simulated in LT-SPICE around the CREE module SiC MOSFET and JBS diode device models
- Major extracted parasitic parameters from ANSYS Q3D Extractor were included to observe packaging influences on transient performance
- Series parasitic inductance extending from the MOSFET has been modeled as 15nH on each side of the source and drain



dchopkins@ncsu.edu

Parasitic Analysis of Altium Designer PCB

- Electro-physical non-ideality interactions with connected gate drive PCB




dchopkins@ncsu.edu

Thermal Model Extraction

NC STATE UNIVERSITY

- Multi-physics simulator provides in-situ thermal maps of the power stage for various application scenarios




Full 3Ø Power Stage

PREEs
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

Single Phase-Leg

Surface: Temperature (degC)



- A thermal interface material and pin fin heat sink to capture the thermal spreading from junction to case

$$R_{th,JC_D} = 0.41^\circ C/W$$

$$R_{th,JC_M} = 0.47^\circ C/W$$

dchopkins@ncsu.edu

In-Situ Thermal Application Example

NC STATE UNIVERSITY


PREEs
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS


Simulation Conditions

- Thermal Interface material
 - Thickness = 100 μ m
 - Thermal conductivity = 1 W/m-K
 - Pin-fin heat sink water inlet velocity = 0.1L/s
- Model is capable of yielding a detailed thermal map for a given TIM and heat sink application
- Vertical thermal profiles through the power stage are decomposed to capture the thermal spreading from junction to case
- Gain insight into what cooling method to use based upon the applied conditions to the back side of the CREE module

Slice: Velocity magnitude



Slice: Temperature (degC)




dchopkins@ncsu.edu

Large System Application Example

PREEs
Laboratory


NC STATE UNIVERSITY

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS





CREE modules
within EV inverter
system



Current distribution between
modules and DC-link capacitors



Cold plate simulation between
modules and turbulator cell



Turbulator
Cell



dchopkins@ncsu.edu

FREE-DM
SYSTEMS CENTER

POWERAMERICA

U.S. DEPARTMENT OF
ENERGY

Summary

NC STATE UNIVERSITY

PREEs
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

- The developed non-destructive reverse engineering technique allows for an electro-physical model of the CREE module to be created
- Design engineers can use this open-source model to better understand WBG device performance within their systems
- Systems designed around Si-based technology can now be tailored to WBG-based technology → harness full capability of WBG devices

Potential Design Applications

- Better understand how their level 2+ system packaging affects the electrical behavior of the WBG devices
- In-depth insight into how generated heat, under a given operating point, is spreading throughout the entire power stage
- Improve overall system robustness using simulation to design against:
 - Harmful current and voltage overshoots
 - Devices exceeding their allowable junction temperature

dchopkins@ncsu.edu

Acknowledgements & Disclaimer

The information, data, or work presented herein was funded in part by the Office of Energy Efficiency and Renewable Energy (EERE), U.S. Department of Energy, under Award Number DE-EE0006521 with North Carolina State University, PowerAmerica Institute.

The information, data, or work presented herein was funded in part by an *agency* of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

dchopkins@ncsu.edu

References

dchopkins@ncsu.edu

PREEES
Laboratory

NC STATE UNIVERSITY

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

1. U.S. Department of Energy, Office of Energy Efficiency & Renewable Energy. (2015, July 21). Power America [Online]. Available: <http://energy.gov/eere/power-america>
2. The White House Blog. (2014, January 15). Wide Bandgap Semiconductors: Essential to Our Technology Future [Online]. Available: <https://www.whitehouse.gov/blog/2014/01/15/wide-bandgapsemiconductors-essential-our-technology-future>
3. McKinsey&Company, GSA Semiconductor Leaders Forum Taiwan. (2012, November 7). Unleashing Growth in Wide Bandgap: The upcoming disruptions in power electronics [Online]. Available: http://www.gsaglobal.org/events/2012/1107/docs/slft2012_wiseman.pdf
4. NDT Resource Center. (2015, April 13). Refraction and Snell's Law [Online]. Available: <https://www.nde-ed.org/EducationResources/CommunityCollege/Ultrasonics/Physics/refractionsnells.htm>
5. The Engineering Toolbox. (2015, April 5). Refractive Index of Some Common Liquids, Solids, and Gases [Online]. Available: http://www.engineeringtoolbox.com/refractive-index-d_1264.html
6. Z. Chen, "Characterization and Modeling of High-Switching-Speed Behavior of SiC Active Devices," M.S. thesis, Dept. Elec. Eng., VA Polytechnic Inst., Blacksburg, VA, 2009.
7. Modeling and experimental study of thin bond line thermal interface material failure Shidong Li (IBM Corp., Hopewell Junction, NY, United States); Sinha, T.; Davis, T.J.; Sikka, K.; Bodenweber, P. Source: 2013 IEEE 63rd ECTC, p 803-6, 2013
8. In-situ thickness method of measuring thermo-physical properties of polymer-like thermal interface materials [microelectronics cooling applications] Smith, R.A. (Micro-Electron. Heat Transfer Lab., Waterloo Univ., Ont., Canada); Culharn, R.J. Source: Twenty First Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.05CH37651), p 53-63, 2005
9. Effect of the thickness of a thermal interface material (solder) on heat transfer between copper surfaces Xiangcheng Luo (Composite Mater. Res. Lab., State Univ. of New York, Buffalo, Buffalo, NY, United States); Chung, D.D.L. Source: International Journal of Microcircuits and Electronic Packaging, v 24, n 2, p 141-7, 2001
10. Burress, T.; Campbell, S., "Benchmarking EV and HEV power electronics and electric machines," Transportation Electrification Conference and Expo (ITEC), 2013 IEEE , vol., no., pp.1,6, 16-19 June 2013, doi: 10.1109/ITEC.2013.6574498
11. Burress, T.; Campbell, S., "Benchmarking EV and HEV power electronics and electric machines," Transportation Electrification Conference and Expo (ITEC), 2013 IEEE , vol., no., pp.1,6, 16-19 June 2013, doi: 10.1109/ITEC.2013.6574498
12. M. Arun Noyal Doss, V.Ganapathy, R. Sridhar, S.S. Dash, D. Mahesh. "Analytical and Simulation Analysis of Stator Tooth on Cogging Torque of Brushless DC Motor Using Finite Element Analysis," in Proc. ICPERES 2014, pp. 1-8.
13. M. Valan Rajkumar, P.S. Manoharan. "Modeling and Simulation of Three-Phase DCMLI Using SVPWM for Photovoltaic System," in Proc. ICPERES 2014, pp. 39-45.
14. Schulz, M.; Allen, S.T.; Pohl, W., "The crucial influence of thermal interface material in power electronic design,"Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM), 2013 29th Annual IEEE , vol., no., pp.251,254, 17-21 March 2013, doi: 10.1109/SEMITHERM.2013.6526839
15. Gautam, D.; Wager, D.; Edington, M.; Musavi, F., "Performance comparison of thermal interface materials for power electronics applications," Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE , vol., no., pp.3507,3511, 16-20 March 2014, doi: 10.1109/APEC.2014.6803814
16. Yafan Zhang; Belov, I.; Sarius, N.G.; Bakowski, M.; Nee, H.; Leisner, P., "Thermal evaluation of a liquid/air cooled integrated power inverter for hybrid vehicle applications," Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), 2013 14th International Conference on , vol., no., pp.1,8, 14-17 April 2013, doi: 10.1109/EuroSimE.2013.6529944
17. Mantooth, H.A.; Kang Peng; Santi, E.; Hudgins, J.L., "Modeling of Wide Bandgap Power Semiconductor Devices—Part I," Electron Devices, IEEE Transactions on , vol.62, no.2, pp.423,433, Feb. 2015, doi: 10.1109/TED.2014.2368274
18. Santi, E.; Kang Peng; Mantooth, H.A.; Hudgins, J.L., "Modeling of Wide-Bandgap Power Semiconductor Devices—Part II," IEEE Trans. on Electron Devices, , vol.62, no.2, pp.434,442, Feb. 2015, doi: 10.1109/TED.2014.2373373


PowerAmerica - Mission

NC STATE UNIVERSITY

PREEs
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS

- Eliminate 90% of the power losses in electricity conversion compared to current Si-based technology
- Speed up the proliferation of wide-bandgap (WBG) semiconductor devices into the market's commercial, consumer, and industrial sectors
- Enable design engineers to more easily simulate WBG-based power modules within their systems in order to witness multi-physical performance improvement
- Provide an open-source design tool that provides the basis to create an entire power module model library



dchopkins@ncsu.edu

FREE-DM
SYSTEMS CENTER


POWERAMERICA


 **U.S. DEPARTMENT OF
ENERGY**

Reference Slides


NC STATE UNIVERSITY

PRES
Laboratory

PACKAGING RESEARCH IN ELECTRONIC ENERGY SYSTEMS



Connection configuration A and Q3D
conduction path of CREE module
terminals



Connection configuration B and Q3D
conduction path of CREE module terminals

dchopkins@ncsu.edu

Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise specified)

L_{Stray}	Stray Inductance	30	nH	Measured from pins 25-26 to 27-28	
--------------------	------------------	----	----	-----------------------------------	--

Comparison with Datasheet

Thermal Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$R_{\text{thJC(M)}}$	Thermal Resistance Junction-to-Case for MOSFET		0.37	0.40	$^\circ\text{C/W}$	$T_c = 90^\circ\text{C}, P_D = 150\text{ W}$	
$R_{\text{thJC(D)}}$	Thermal Resistance Junction-to-Case for Diode		0.42	0.43		$T_c = 90^\circ\text{C}, P_D = 130\text{ W}$	

dchopkins@ncsu.edu