A 400 Amp fully Integrated Silicon Voltage Regulator with in-die magnetically coupled embedded inductors

J. Ted DiBene II Ph.D.,

P.R. Morrow Ph.D., C. - M. Park Ph.D., Henry W. Koertzen Ph.D., Peng Zou Ph.D., Fenardi Thenus, Xiaobei Li Ph.D., Stephen W. Montgomery Ph.D. Ed Stanford, Robert Fite, Paul Fischer Ph.D.

- Intel Corporation

For APEC 2010 February 25th in Palm Springs CA



Legal Notice

THIS PRESENTATION AND RELATED MATERIALS AND INFORMATION ARE PROVIDED "AS IS" WITH NO WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. INTEL ASSUMES NO RESPONSIBILITY FOR ANY ERRORS CONTAINED IN THIS PRESENTATION AND HAS NO LIABILITIES OR OBLIGATIONS FOR ANY DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF THIS PRESENTATION.

NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREIN.

- All products, dates, and figures specified are preliminary based on current expectations, provided for planning purposes only, and are subject to change without notice.
- No promises are made, express or implied, nor are any obligations assumed or created by Intel or you solely as a result of this presentation to sell or purchase from the other party any products and you should not make any commitments to do so or otherwise rely on this presentation or on related materials or information.
- Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010 Intel Corporation



Agenda

Architecture

- Circuits
- Results
- Conclusion





Integrated VR Technology

- 'Common Cell' Architecture 20 cells
- Architecture supports flat efficiency curve
- Fine grain power management
 - Allows for multiple voltage rails
- Telemetry and Margining features
- Active Voltage Positioning for current sharing and balance
- Control features, including: JTAG, FPGA, Test/BIST





Review: Power Cell Architecture



* Thermally constrained



Agenda

Architecture

- Circuits/Magnetics
- Results
- Conclusion







Gains from on-die magnetics



Magnetic SEM Cross section

- Energy density increased
- Volume shrinks
- Power Loss decreased

$$W_{M} = \frac{1}{2} \iiint_{\upsilon} \vec{B} \cdot \vec{H} d\upsilon \cong \frac{B^{2} \upsilon}{2\mu_{r} \mu_{0}}$$



$$W_a \cong W_m \Longrightarrow \upsilon_m \mu_r \cong \upsilon_a$$

$$\frac{R_a}{R_m} = \frac{P_a}{P_m} \approx \frac{l_m \sqrt{\mu_r}}{l_a}$$



<u>Energy density in thin film</u> <u>magnetics volume compared with air core</u> <u>inductor is proportional</u> <u>to permeability µ_r which is typically > 1000</u>

Thin-Film Magnetics in relation to VR Ckts

- $L_{self} \sim 17$ nH per phase. K~93%
- 16 phase 25A/cell Imax
- 2.8 mm² per cell

$$P_{L_c} \cong \Delta I^2 R_c = \frac{\Delta I^2 l_c}{\sigma w_c t_c}$$

$$*L_{die} \cong \frac{\Delta V(1/F)D}{\Delta I} \cong \frac{B_{Sat}wt_m}{\Delta I}$$

Single Magnetic Top View

Inductor Physical

Cell

Circuit

 $L \cong \frac{\Delta V \Delta T}{\Delta I} = \frac{\Delta V (1/F)D}{\Delta I}$





Power Train Architecture

- Cell level power train & Local Controller
- 16 phase 60-140 Mhz (per phase) coupled inductor
- Controller type I analog
- Current Sense
- Flat efficiency with bridge shedding
- Loop programmable
- Register control between master controller and local cell controller
- Monitor and Observability thru passgate port design

16 phase VR



Power Cell Power Train Block



Power Cell Circuits

- VR Loop
- Feedback Control
- PWM & Phase generation
- Bridge driver and Transformer
- Reference
- Bandgap with wideband PSR
- VID control D/A converter
- Linear regulators for noise isolation
- Other features
- Synthetic loads support test activities
- I, V, T sensors

VR Loop circuits





PWM topology

- Differential low power self-biased PLL
- Pulse width control by:
 - Clock => Triangle wave => pulses with variable duty cycle





Master Control Architecture

- Master Controller Custom RTL
- VID controller
- JTAG 1194 compliant
- Cell Domain Map (V,T,I)
- AVP adjust
- Test & BIST per cell
- Softstart & Warmstart Algorithms
- Internal Buss interface logic
- IRQ buss
- Platform Interface support
 - Parallel buss
- Cell I-balance



Master Controller Block



Agenda

Architecture

- Circuits
- Results
- Conclusion





Circuit Testing - Schematically

• Validation

- Circuits broken down to analog and digital
- Analog circuits highly observable thru multiple ports
- ADC and DAC conversions for digital readout
- Micro-controller testability thru parallel interface and thru TAP interfaces.





Test Results: Snap-shot of circuits – both Wafer Probe & Package

Bandgap

•All internal linear regulators (LDO's)

Sensors

- V/I sensors & ADC used for knowngood-die screening –all were functional (not fully debugged though)
- Temperature sensor and its ADC functional on break-out die

Interface logic

- Enabled full programming through either parallel bus or scan
- •DFT features
- such as manual programming of VCO frequency
- Observability ports
- To look at pre-determined internal nodes
- AVP
- Shared all 20 Cells



Platform Testing: Interposer & Microprocessor as load

•For testing with CPU and bench testing

Modified Test Platform (Used for booting CPU) Processor **FPGA** S Topler 0.760 12-2.2V **ISVR MBVR**



Booted 90W Server CPU – only 3 cells

- Used only 3 Power Cells
- With 40% of Output Filter Cap*
- Continuous operation with virus for 4+hours
 - No Errors







These 3 cells



*Compared with MBVR



- Voltage Ripple V_{ripple}
- Measurements in lab on ISVR indicate ripple is almost non-existent
- Simulations yielded worst case +/-2mv
- V_{TT} Thermal drift
- Due to thermal time-constant of measurement and error due to linearity circuitry in controller, etc.
- Drift range on package is 60-110C
- Most error is calibrated out and leftover is linearized over temperature range to less than 1mV



$2mV > V_{ripple}$ sim on Cell



V_{ripple} measurement – Only noise pickup



Efficiency – one cell - WIP

- Basic Test (no changes) ~76% peak
 - No bridge shed enable (flat efficiency algorithms not enabled)
 - Bias circuits all on.



'Raw' Efficiency Measurements

- Efficiency* ~82% <u>speculated</u> with basic changes for 'product' level intro
 - Inductor topology coupling change

 - Bias pwr re-distributed
 - Driver/Bridge circuits re-biased
 - Non-test bridge/output routing



Power Breakdown by element

*Does not include additional advancements that Cannot be reported at this time.



Test Result: Powercell PLL/VCO

•PLL locking from 20MHz to 200MHz

- Frequencies correlate well with post layout simulation
- Targeted switching frequency, 50-100MHz, is at the linear portion of Kvco curve.





Test Result: Triangle Wave Amplitude

•Triangle Wave amplitude is set by VH/VL control circuit

•A wide range of triangle wave amplitude can be obtained

Measurement and simulation matched well





Agenda

Architecture

- Circuits
- Results

Conclusion





Comparison with other solutions...

• ISVR vs. Platform VR

- ISVR is ~400A design; the other is ~120A – input voltages different...but you get the idea.
- ~110 mm² vs. 2700 mm²
- ISVR technology is ~50x smaller



~18x50 mm 1 ISVR + small 12-2.4V VR replaces 3.2 of these!



VR for Intel® Xeon® Processor E7330



Conclusions

- 400A capable tested to 220A for less than $\frac{1}{2}$ of chip
 - Board thermally limited.
- Booted and ran server processor (90W design) with 2 cells ran with 3 cells under Linpack[™] for 4+ hours.
- Ripple below noise threshold
- Efficiency in low 80's with minor changes
 - Additional changes possible will boost up.
- Density is ~8A/mm² thermally constrained

• Questions?

